HomeSort by: relevance | last modified time | path
    Searched refs:mmDCFEV_MEM_PWR_CTRL (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce110/
amdgpu_dce110_opp_regamma_v.c 44 uint32_t value = dm_read_reg(xfm->ctx, mmDCFEV_MEM_PWR_CTRL);
75 dm_write_reg(xfm->ctx, mmDCFEV_MEM_PWR_CTRL, value);
78 value = dm_read_reg(xfm->ctx, mmDCFEV_MEM_PWR_CTRL);
528 uint32_t value = dm_read_reg(xfm->ctx, mmDCFEV_MEM_PWR_CTRL);
554 dm_write_reg(xfm->ctx, mmDCFEV_MEM_PWR_CTRL, value);
amdgpu_dce110_transform_v.c 309 power_ctl = dm_read_reg(ctx, mmDCFEV_MEM_PWR_CTRL);
312 dm_write_reg(ctx, mmDCFEV_MEM_PWR_CTRL, power_ctl_off);
372 dm_write_reg(ctx, mmDCFEV_MEM_PWR_CTRL, power_ctl);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_11_0_d.h 7271 #define mmDCFEV_MEM_PWR_CTRL 0x46fa
dce_11_2_d.h 8637 #define mmDCFEV_MEM_PWR_CTRL 0x46fa

Completed in 53 milliseconds