HomeSort by: relevance | last modified time | path
    Searched refs:mmMAILBOX_MSGBUF_RCV_DW0 (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_mxgpu_vi.c 382 reg = RREG32_NO_KIQ(mmMAILBOX_MSGBUF_RCV_DW0);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/bif/
bif_5_0_d.h 184 #define mmMAILBOX_MSGBUF_RCV_DW0 0x14cc
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbif/
nbif_6_1_offset.h 1143 #define mmMAILBOX_MSGBUF_RCV_DW0 0x0e5a // duplicate
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbio/
nbio_7_0_offset.h 4494 #define mmMAILBOX_MSGBUF_RCV_DW0 0x013a
nbio_7_4_offset.h 2924 #define mmMAILBOX_MSGBUF_RCV_DW0 0x013a

Completed in 137 milliseconds