HomeSort by: relevance | last modified time | path
    Searched refs:mmPHYPLLG_PIXCLK_RESYNC_CNTL (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dcn/
dcn_1_0_offset.h 516 #define mmPHYPLLG_PIXCLK_RESYNC_CNTL 0x005f
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_12_0_offset.h 708 #define mmPHYPLLG_PIXCLK_RESYNC_CNTL 0x005f
    [all...]

Completed in 78 milliseconds