OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:mmRCC_BACO_CNTL_MISC_BASE_IDX
(Results
1 - 6
of
6
) sorted by relevancy
/src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_vega12_baco.c
41
{ CMD_READMODIFYWRITE, NBIF_HWID, 0,
mmRCC_BACO_CNTL_MISC_BASE_IDX
, mmBACO_CNTL, BACO_CNTL__BACO_DSTATE_BYPASS_MASK, BACO_CNTL__BACO_DSTATE_BYPASS__SHIFT, 0, 1 },
42
{ CMD_READMODIFYWRITE, NBIF_HWID, 0,
mmRCC_BACO_CNTL_MISC_BASE_IDX
, mmBACO_CNTL, BACO_CNTL__BACO_RST_INTR_MASK_MASK, BACO_CNTL__BACO_RST_INTR_MASK__SHIFT, 0, 1 }
48
{ CMD_READMODIFYWRITE, NBIF_HWID, 0,
mmRCC_BACO_CNTL_MISC_BASE_IDX
, mmBACO_CNTL, BACO_CNTL__BACO_EN_MASK, BACO_CNTL__BACO_EN__SHIFT, 0, 1 },
49
{ CMD_READMODIFYWRITE, NBIF_HWID, 0,
mmRCC_BACO_CNTL_MISC_BASE_IDX
, mmBACO_CNTL, BACO_CNTL__BACO_BIF_LCLK_SWITCH_MASK, BACO_CNTL__BACO_BIF_LCLK_SWITCH__SHIFT, 0, 1 },
50
{ CMD_READMODIFYWRITE, NBIF_HWID, 0,
mmRCC_BACO_CNTL_MISC_BASE_IDX
, mmBACO_CNTL, BACO_CNTL__BACO_DUMMY_EN_MASK, BACO_CNTL__BACO_DUMMY_EN__SHIFT, 0, 1 },
57
{ CMD_READMODIFYWRITE, NBIF_HWID, 0,
mmRCC_BACO_CNTL_MISC_BASE_IDX
, mmBACO_CNTL, BACO_CNTL__BACO_POWER_OFF_MASK, BACO_CNTL__BACO_POWER_OFF__SHIFT, 0, 1 },
61
{ CMD_WAITFOR, NBIF_HWID, 0,
mmRCC_BACO_CNTL_MISC_BASE_IDX
, mmBACO_CNTL, BACO_CNTL__BACO_MODE_MASK, BACO_CNTL__BACO_MODE__SHIFT, 0xffffffff, 0x100 }
66
{ CMD_READMODIFYWRITE, NBIF_HWID, 0,
mmRCC_BACO_CNTL_MISC_BASE_IDX
, mmBACO_CNTL, BACO_CNTL__BACO_POWER_OFF_MASK, BACO_CNTL__BACO_POWER_OFF__SHIFT, 0, 0 },
79
{ CMD_READMODIFYWRITE, NBIF_HWID, 0,
mmRCC_BACO_CNTL_MISC_BASE_IDX
, mmBACO_CNTL, BACO_CNTL__BACO_DUMMY_EN_MASK, BACO_CNTL__BACO_DUMMY_EN__SHIFT, 0, 0 },
80
{ CMD_READMODIFYWRITE, NBIF_HWID, 0,
mmRCC_BACO_CNTL_MISC_BASE_IDX
, mmBACO_CNTL, BACO_CNTL__BACO_BIF_LCLK_SWITCH_MASK, BACO_CNTL__BACO_BIF_LCLK_SWITCH__SHIFT, 0, 0 }
[
all
...]
/src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbif/
nbif_6_1_offset.h
954
#define
mmRCC_BACO_CNTL_MISC_BASE_IDX
0
/src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/nbio/
nbio_6_1_offset.h
2383
#define
mmRCC_BACO_CNTL_MISC_BASE_IDX
2
nbio_7_0_offset.h
4265
#define
mmRCC_BACO_CNTL_MISC_BASE_IDX
2
nbio_7_4_offset.h
2701
#define
mmRCC_BACO_CNTL_MISC_BASE_IDX
2
nbio_2_3_offset.h
361
#define
mmRCC_BACO_CNTL_MISC_BASE_IDX
2
[
all
...]
Completed in 81 milliseconds
Indexes created Wed Oct 15 07:09:58 GMT 2025