HomeSort by: relevance | last modified time | path
    Searched refs:mmRLC_GPM_UCODE_DATA (Results 1 - 15 of 15) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_psp_v10_0.c 289 *sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_DATA);
amdgpu_psp_v12_0.c 393 *sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_DATA);
amdgpu_psp_v3_1.c 469 *sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_DATA);
amdgpu_psp_v11_0.c 623 *sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_UCODE_DATA);
amdgpu_gfx_v10_0.c 1882 WREG32_SOC15(GC, 0, mmRLC_GPM_UCODE_DATA,
amdgpu_gfx_v7_0.c 3567 WREG32(mmRLC_GPM_UCODE_DATA, le32_to_cpup(fw_data++));
amdgpu_gfx_v9_0.c 2990 WREG32_SOC15(GC, 0, mmRLC_GPM_UCODE_DATA, le32_to_cpup(fw_data++));
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
gfx_7_0_d.h 1269 #define mmRLC_GPM_UCODE_DATA 0x30e3
gfx_7_2_d.h 1282 #define mmRLC_GPM_UCODE_DATA 0x30e3
gfx_8_0_d.h 1378 #define mmRLC_GPM_UCODE_DATA 0xf83d
gfx_8_1_d.h 1380 #define mmRLC_GPM_UCODE_DATA 0xf83d
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_0_offset.h 6756 #define mmRLC_GPM_UCODE_DATA 0x583d
gc_9_1_offset.h 6980 #define mmRLC_GPM_UCODE_DATA 0x583d
gc_9_2_1_offset.h 7018 #define mmRLC_GPM_UCODE_DATA 0x583d
gc_10_1_0_offset.h     [all...]

Completed in 231 milliseconds