HomeSort by: relevance | last modified time | path
    Searched refs:mmSDMA0_GFX_RB_WPTR_HI (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/sdma0/
sdma0_4_1_offset.h 218 #define mmSDMA0_GFX_RB_WPTR_HI 0x0086
sdma0_4_0_offset.h 222 #define mmSDMA0_GFX_RB_WPTR_HI 0x0086
sdma0_4_2_2_offset.h 222 #define mmSDMA0_GFX_RB_WPTR_HI 0x0086
sdma0_4_2_offset.h 218 #define mmSDMA0_GFX_RB_WPTR_HI 0x0086
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_sdma_v5_0.c 310 highbit = RREG32(sdma_v5_0_get_reg_offset(adev, ring->me, mmSDMA0_GFX_RB_WPTR_HI)) >> 2;
358 WREG32(sdma_v5_0_get_reg_offset(adev, ring->me, mmSDMA0_GFX_RB_WPTR_HI),
650 WREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR_HI), 0);
684 WREG32(sdma_v5_0_get_reg_offset(adev, i, mmSDMA0_GFX_RB_WPTR_HI), upper_32_bits(ring->wptr) << 2);
amdgpu_sdma_v4_0.c 676 wptr = RREG32_SDMA(ring->me, mmSDMA0_GFX_RB_WPTR_HI);
723 WREG32_SDMA(ring->me, mmSDMA0_GFX_RB_WPTR_HI,
1109 WREG32_SDMA(i, mmSDMA0_GFX_RB_WPTR_HI, 0);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_10_1_0_offset.h 213 #define mmSDMA0_GFX_RB_WPTR_HI 0x0086
    [all...]

Completed in 164 milliseconds