HomeSort by: relevance | last modified time | path
    Searched refs:mmSDMA0_RLC0_RB_RPTR_ADDR_HI (Results 1 - 14 of 14) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_amdkfd_arcturus.c 191 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_RPTR_ADDR_HI,
amdgpu_amdkfd_gfx_v10.c 489 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_RPTR_ADDR_HI,
amdgpu_amdkfd_gfx_v7.c 370 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_RPTR_ADDR_HI,
amdgpu_amdkfd_gfx_v8.c 356 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_RPTR_ADDR_HI,
amdgpu_amdkfd_gfx_v9.c 477 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_RPTR_ADDR_HI,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/sdma0/
sdma0_4_1_offset.h 308 #define mmSDMA0_RLC0_RB_RPTR_ADDR_HI 0x0148
sdma0_4_0_offset.h 396 #define mmSDMA0_RLC0_RB_RPTR_ADDR_HI 0x0148
sdma0_4_2_2_offset.h 396 #define mmSDMA0_RLC0_RB_RPTR_ADDR_HI 0x0138
sdma0_4_2_offset.h 392 #define mmSDMA0_RLC0_RB_RPTR_ADDR_HI 0x0148
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/oss/
oss_2_4_d.h 224 #define mmSDMA0_RLC0_RB_RPTR_ADDR_HI 0x3508
oss_2_0_d.h 278 #define mmSDMA0_RLC0_RB_RPTR_ADDR_HI 0x3508
oss_3_0_1_d.h 263 #define mmSDMA0_RLC0_RB_RPTR_ADDR_HI 0x3508
oss_3_0_d.h 385 #define mmSDMA0_RLC0_RB_RPTR_ADDR_HI 0x3508
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_10_1_0_offset.h 385 #define mmSDMA0_RLC0_RB_RPTR_ADDR_HI 0x0148
    [all...]

Completed in 53 milliseconds