HomeSort by: relevance | last modified time | path
    Searched refs:mmSDMA1_RLC1_RB_WPTR_POLL_CNTL (Results 1 - 10 of 10) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/oss/
oss_2_4_d.h 358 #define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL 0x3785
oss_2_0_d.h 389 #define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL 0x3785
oss_3_0_1_d.h 469 #define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL 0x3785
oss_3_0_d.h 567 #define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL 0x3785
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/sdma1/
sdma1_4_0_offset.h 470 #define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL 0x01a7
sdma1_4_2_2_offset.h 470 #define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL 0x018f
sdma1_4_2_offset.h 466 #define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL 0x01a7
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_sdma_v4_0.c 117 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC1_RB_WPTR_POLL_CNTL, 0x0000fff0, 0x00403000),
199 SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC1_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
amdgpu_sdma_v5_0.c 88 SOC15_REG_GOLDEN_VALUE(GC, 0, mmSDMA1_RLC1_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_10_1_0_offset.h 1465 #define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL 0x07a7
    [all...]

Completed in 51 milliseconds