HomeSort by: relevance | last modified time | path
    Searched refs:mmSMUSVI0_TEL_PLANE0 (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smuio/
smuio_9_0_offset.h 181 #define mmSMUSVI0_TEL_PLANE0 0x0004
smuio_11_0_0_offset.h 30 #define mmSMUSVI0_TEL_PLANE0 0x0004
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/
amdgpu_smu_v11_0.c 1265 val_vid = (RREG32_SOC15(SMUIO, 0, mmSMUSVI0_TEL_PLANE0) &
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_vega20_hwmgr.c 2233 val_vid = (RREG32_SOC15(SMUIO, 0, mmSMUSVI0_TEL_PLANE0) &

Completed in 16 milliseconds