HomeSort by: relevance | last modified time | path
    Searched refs:mmSMU_MP1_SRBM2P_ARG_0 (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/smumgr/
amdgpu_smu8_smumgr.c 69 mmSMU_MP1_SRBM2P_ARG_0);
95 cgs_write_register(hwmgr->device, mmSMU_MP1_SRBM2P_ARG_0, parameter);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
smu_8_0_d.h 284 #define mmSMU_MP1_SRBM2P_ARG_0 0x1e0
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_smu8_hwmgr.c 1765 activity_percent = cgs_read_register(hwmgr->device, mmSMU_MP1_SRBM2P_ARG_0);

Completed in 14 milliseconds