HomeSort by: relevance | last modified time | path
    Searched refs:mmSPI_WAVE_LIMIT_CNTL (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_2_1_offset.h 5328 #define mmSPI_WAVE_LIMIT_CNTL 0x2443
gc_10_1_0_offset.h 2596 #define mmSPI_WAVE_LIMIT_CNTL 0x11ed
    [all...]

Completed in 122 milliseconds