HomeSort by: relevance | last modified time | path
    Searched refs:mmUNP_DVMM_PTE_CONTROL (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce110/
amdgpu_dce110_mem_input_v.c 619 value = dm_read_reg(mem_input110->base.ctx, mmUNP_DVMM_PTE_CONTROL);
623 dm_write_reg(mem_input110->base.ctx, mmUNP_DVMM_PTE_CONTROL, value);
amdgpu_dce110_hw_sequencer.c 131 addr = mmUNP_DVMM_PTE_CONTROL;
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_11_0_d.h 5985 #define mmUNP_DVMM_PTE_CONTROL 0x4629
dce_11_2_d.h 7632 #define mmUNP_DVMM_PTE_CONTROL 0x4629

Completed in 53 milliseconds