HomeSort by: relevance | last modified time | path
    Searched refs:mmUTCL2_CGTT_CLK_CTRL_BASE_IDX (Results 1 - 6 of 6) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/mmhub/
mmhub_1_0_offset.h 1887 #define mmUTCL2_CGTT_CLK_CTRL_BASE_IDX 0
mmhub_9_1_offset.h 1919 #define mmUTCL2_CGTT_CLK_CTRL_BASE_IDX 0
mmhub_9_3_0_offset.h 1903 #define mmUTCL2_CGTT_CLK_CTRL_BASE_IDX 0
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_0_offset.h 6707 #define mmUTCL2_CGTT_CLK_CTRL_BASE_IDX 1
gc_9_1_offset.h 6931 #define mmUTCL2_CGTT_CLK_CTRL_BASE_IDX 1
gc_9_2_1_offset.h 6955 #define mmUTCL2_CGTT_CLK_CTRL_BASE_IDX 1

Completed in 105 milliseconds