HomeSort by: relevance | last modified time | path
    Searched refs:mmUTCL2_MEM_ECC_CNTL (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_9_4_1_offset.h 256 #define mmUTCL2_MEM_ECC_CNTL 0x0865
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_gfx_v9_4.c 705 WREG32_SOC15(GC, 0, mmUTCL2_MEM_ECC_CNTL, 0);
754 data = RREG32_SOC15(GC, 0, mmUTCL2_MEM_ECC_CNTL);
924 WREG32_SOC15(GC, 0, mmUTCL2_MEM_ECC_CNTL, 0);
943 RREG32_SOC15(GC, 0, mmUTCL2_MEM_ECC_CNTL);

Completed in 12 milliseconds