HomeSort by: relevance | last modified time | path
    Searched refs:mmUVD_DPG_LMA_DATA (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vcn.h 77 RREG32_SOC15(ip, inst_idx, mmUVD_DPG_LMA_DATA); \
82 WREG32_SOC15(ip, inst_idx, mmUVD_DPG_LMA_DATA, value); \
120 RREG32_SOC15(VCN, inst_idx, mmUVD_DPG_LMA_DATA); \
126 WREG32_SOC15(VCN, inst_idx, mmUVD_DPG_LMA_DATA, value); \
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_offset.h 40 #define mmUVD_DPG_LMA_DATA 0x00d2
vcn_2_0_0_offset.h 398 #define mmUVD_DPG_LMA_DATA 0x0012
vcn_2_5_offset.h 413 #define mmUVD_DPG_LMA_DATA 0x0012

Completed in 18 milliseconds