HomeSort by: relevance | last modified time | path
    Searched refs:mmUVD_GFX10_ADDR_CONFIG (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vcn_v2_0.c 350 WREG32_SOC15(UVD, 0, mmUVD_GFX10_ADDR_CONFIG, adev->gfx.config.gb_addr_config);
443 UVD, 0, mmUVD_GFX10_ADDR_CONFIG), adev->gfx.config.gb_addr_config, 0, indirect);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_2_0_0_offset.h 448 #define mmUVD_GFX10_ADDR_CONFIG 0x004a
vcn_2_5_offset.h 463 #define mmUVD_GFX10_ADDR_CONFIG 0x004a

Completed in 17 milliseconds