HomeSort by: relevance | last modified time | path
    Searched refs:mmUVD_JRBC_ENC_RB_WPTR (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_2_0_0_offset.h 166 #define mmUVD_JRBC_ENC_RB_WPTR 0x0120
vcn_2_5_offset.h 181 #define mmUVD_JRBC_ENC_RB_WPTR 0x0120

Completed in 16 milliseconds