HomeSort by: relevance | last modified time | path
    Searched refs:mmVCE_RB_ARB_CTRL (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vce/
vce_1_0_d.h 39 #define mmVCE_RB_ARB_CTRL 0x809F
vce_2_0_d.h 48 #define mmVCE_RB_ARB_CTRL 0x809f
vce_3_0_d.h 48 #define mmVCE_RB_ARB_CTRL 0x809f
vce_4_0_offset.h 92 #define mmVCE_RB_ARB_CTRL 0x0a9f
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vce_v4_0.c 804 tmp = data = RREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_RB_ARB_CTRL));
811 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_RB_ARB_CTRL), data);

Completed in 14 milliseconds