HomeSort by: relevance | last modified time | path
    Searched refs:mmVCE_RB_BASE_LO3 (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vce/
vce_3_0_d.h 51 #define mmVCE_RB_BASE_LO3 0x80d4
vce_4_0_offset.h 98 #define mmVCE_RB_BASE_LO3 0x0ad4
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vce_v3_0.c 302 WREG32(mmVCE_RB_BASE_LO3, ring->gpu_addr);
amdgpu_vce_v4_0.c 367 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_RB_BASE_LO3), ring->gpu_addr);

Completed in 17 milliseconds