HomeSort by: relevance | last modified time | path
    Searched refs:mmVCE_RB_RPTR2 (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vce/
vce_1_0_d.h 45 #define mmVCE_RB_RPTR2 0x805E
vce_2_0_d.h 41 #define mmVCE_RB_RPTR2 0x805e
vce_3_0_d.h 41 #define mmVCE_RB_RPTR2 0x805e
vce_4_0_offset.h 78 #define mmVCE_RB_RPTR2 0x0a5e
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vce_v2_0.c 67 return RREG32(mmVCE_RB_RPTR2);
256 WREG32(mmVCE_RB_RPTR2, lower_32_bits(ring->wptr));
amdgpu_vce_v3_0.c 97 v = RREG32(mmVCE_RB_RPTR2);
293 WREG32(mmVCE_RB_RPTR2, lower_32_bits(ring->wptr));
amdgpu_vce_v4_0.c 75 return RREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_RB_RPTR2));
357 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_RB_RPTR2), lower_32_bits(ring->wptr));

Completed in 16 milliseconds