HomeSort by: relevance | last modified time | path
    Searched refs:mmVCE_RB_SIZE3 (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vce/
vce_3_0_d.h 53 #define mmVCE_RB_SIZE3 0x80d6
vce_4_0_offset.h 102 #define mmVCE_RB_SIZE3 0x0ad6
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vce_v3_0.c 304 WREG32(mmVCE_RB_SIZE3, ring->ring_size / 4);
amdgpu_vce_v4_0.c 369 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_RB_SIZE3), ring->ring_size / 4);

Completed in 33 milliseconds