HomeSort by: relevance | last modified time | path
    Searched refs:mmVCE_VCPU_CACHE_SIZE1 (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vce/
vce_1_0_d.h 62 #define mmVCE_VCPU_CACHE_SIZE1 0x800C
vce_2_0_d.h 34 #define mmVCE_VCPU_CACHE_SIZE1 0x800c
vce_3_0_d.h 34 #define mmVCE_VCPU_CACHE_SIZE1 0x800c
vce_4_0_offset.h 40 #define mmVCE_VCPU_CACHE_SIZE1 0x0a0c
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_vce_v2_0.c 198 WREG32(mmVCE_VCPU_CACHE_SIZE1, size);
amdgpu_vce_v3_0.c 560 WREG32(mmVCE_VCPU_CACHE_SIZE1, size);
569 WREG32(mmVCE_VCPU_CACHE_SIZE1, size);
amdgpu_vce_v4_0.c 297 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(VCE, 0, mmVCE_VCPU_CACHE_SIZE1), size);
651 WREG32(SOC15_REG_OFFSET(VCE, 0, mmVCE_VCPU_CACHE_SIZE1), size);

Completed in 17 milliseconds