HomeSort by: relevance | last modified time | path
    Searched refs:number_of_dram_channels (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/
dce_calcs.h 197 uint32_t number_of_dram_channels; member in struct:bw_calcs_vbios
262 uint32_t number_of_dram_channels; member in struct:bw_calcs_data
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/calcs/
amdgpu_dce_calcs.c 598 data->number_of_dram_wrchannels = vbios->number_of_dram_channels;
599 data->number_of_dram_channels = vbios->number_of_dram_channels;
613 data->number_of_dram_channels = 1;
616 data->number_of_dram_channels = 2;
619 data->number_of_dram_channels = 4;
622 data->number_of_dram_channels = 1;
1058 data->inefficient_linear_pitch_in_bytes = bw_mul(bw_mul(bw_int_to_fixed(256), bw_int_to_fixed(vbios->number_of_dram_banks)), bw_int_to_fixed(data->number_of_dram_channels));
1104 data->bytes_per_page_close_open = bw_mul(data->lines_interleaved_in_mem_access[i], bw_max2(bw_mul(bw_mul(bw_mul(bw_int_to_fixed(data->bytes_per_pixel[i]), data->tile_width_in_pixels), bw_int_to_fixed(vbios->number_of_dram_banks)), bw_int_to_fixed(data->number_of_dram_channels)), bw_mul(bw_int_to_fixed(data->bytes_per_pixel[i]), data->scatter_gather_page_width[i])));
1135 data->total_dmifmc_urgent_trips = bw_ceil2(bw_div(data->total_requests_for_adjusted_dmif_size, (bw_add(dceip->dmif_request_buffer_size, bw_int_to_fixed(vbios->number_of_request_slots_gmc_reserves_for_dmif_per_channel * data->number_of_dram_channels)))), bw_int_to_fixed(1))
    [all...]
calcs_logger.h 135 DC_LOG_BANDWIDTH_CALCS(" [uint32_t] number_of_dram_channels: %d", vbios->number_of_dram_channels);
213 DC_LOG_BANDWIDTH_CALCS(" [uint32_t] number_of_dram_channels: %d", data->number_of_dram_channels);

Completed in 13 milliseconds