HomeSort by: relevance | last modified time | path
    Searched refs:number_of_states_plus_one (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/
dcn_calcs.h 49 #define number_of_states_plus_one 5 macro
105 float voltage[number_of_states_plus_one + 1];
106 float max_dispclk[number_of_states_plus_one + 1];
107 float max_dppclk[number_of_states_plus_one + 1];
108 float dcfclk_per_state[number_of_states_plus_one + 1];
109 float phyclk_per_state[number_of_states_plus_one + 1];
110 float fabric_and_dram_bandwidth_per_state[number_of_states_plus_one + 1];
236 float no_of_dpp[number_of_states_plus_one + 1][1 + 1][number_of_planes_minus_one + 1];
237 float swath_width_yper_state[number_of_states_plus_one + 1][1 + 1][number_of_planes_minus_one + 1];
238 float swath_height_yper_state[number_of_states_plus_one + 1][1 + 1][number_of_planes_minus_one + 1]
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/calcs/
amdgpu_dcn_calc_auto.c 216 for (i = 0; i <= number_of_states_plus_one; i++) {
235 for (i = 0; i <= number_of_states_plus_one; i++) {
256 for (i = 0; i <= number_of_states_plus_one; i++) {
303 for (i = 0; i <= number_of_states_plus_one; i++) {
439 for (i = 0; i <= number_of_states_plus_one; i++) {
511 for (i = 0; i <= number_of_states_plus_one; i++) {
524 for (i = 0; i <= number_of_states_plus_one; i++) {
572 for (i = 0; i <= number_of_states_plus_one; i++) {
584 for (i = 0; i <= number_of_states_plus_one; i++) {
594 for (i = 0; i <= number_of_states_plus_one; i++)
    [all...]
amdgpu_dcn_calcs.c 1096 if (v->voltage_level != number_of_states_plus_one && !fast_validate) {
1261 } else if (v->voltage_level == number_of_states_plus_one) {

Completed in 14 milliseconds