HomeSort by: relevance | last modified time | path
    Searched refs:nvm (Results 1 - 16 of 16) sorted by relevancy

  /src/sys/dev/pci/igc/
igc_nvm.c 15 * igc_init_nvm_ops_generic - Initialize NVM function pointers
23 struct igc_nvm_info *nvm = &hw->nvm; local in function:igc_init_nvm_ops_generic
27 nvm->ops.init_params = igc_null_ops_generic;
28 nvm->ops.acquire = igc_null_ops_generic;
29 nvm->ops.read = igc_null_read_nvm;
30 nvm->ops.release = igc_null_nvm_generic;
31 nvm->ops.reload = igc_reload_nvm_generic;
32 nvm->ops.update = igc_null_ops_generic;
33 nvm->ops.validate = igc_null_ops_generic
143 struct igc_nvm_info *nvm = &hw->nvm; local in function:igc_read_nvm_eerd
    [all...]
igc_i225.c 25 * igc_init_nvm_params_i225 - Init NVM func ptrs.
31 struct igc_nvm_info *nvm = &hw->nvm; local in function:igc_init_nvm_params_i225
51 nvm->word_size = 1 << size;
52 nvm->opcode_bits = 8;
53 nvm->delay_usec = 1;
54 nvm->type = igc_nvm_eeprom_spi;
56 nvm->page_size = eecd & IGC_EECD_ADDR_BITS ? 32 : 8;
57 nvm->address_bits = eecd & IGC_EECD_ADDR_BITS ? 16 : 8;
59 if (nvm->word_size == (1 << 15)
540 struct igc_nvm_info *nvm = &hw->nvm; local in function:__igc_write_nvm_srwr
    [all...]
igc_api.c 42 * igc_init_nvm_params - Initialize NVM function pointers
45 * This function initializes the function pointers for the NVM
53 if (hw->nvm.ops.init_params) {
54 ret_val = hw->nvm.ops.init_params(hw);
56 DEBUGOUT("NVM Initialization Error\n");
60 DEBUGOUT("nvm.init_nvm_params was NULL\n");
382 * igc_validate_nvm_checksum - Verifies NVM (EEPROM) checksum
385 * Validates the NVM checksum is correct. This is a function pointer entry
391 if (hw->nvm.ops.validate)
392 return hw->nvm.ops.validate(hw)
    [all...]
igc_mac.c 94 * Checks the nvm for an alternate MAC address. An alternate MAC address
112 ret_val = hw->nvm.ops.read(hw, NVM_COMPAT, 1, &nvm_data);
116 ret_val = hw->nvm.ops.read(hw, NVM_ALT_MAC_ADDR_PTR, 1,
119 DEBUGOUT("NVM Read Error\n");
132 ret_val = hw->nvm.ops.read(hw, offset, 1, &nvm_data);
134 DEBUGOUT("NVM Read Error\n");
783 * Release hardware semaphore used to access the PHY or NVM
819 DEBUGOUT("Auto read by HW from NVM has not completed.\n");
igc_hw.h 247 /* Function pointers for the NVM. */
366 struct igc_nvm_info nvm; member in struct:igc_hw
if_igc.c 3739 /* NVM version */
3740 hw->nvm.ops.read(hw, NVM_VERSION, 1, &nvm_ver);
3743 hw->nvm.ops.read(hw, NVM_ETKID_LO, 1, &etk_lo);
3744 hw->nvm.ops.read(hw, NVM_ETKID_HI, 1, &etk_hi);
3747 "NVM image version %x.%02x, EtrackID %04hx%04hx\n",
  /src/sys/arch/hppa/include/
Makefile 16 nvm.h \
  /src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
vf610-zii-cfu1.dts 239 label = "nvm";
  /src/sys/arch/hppa/stand/common/
pdc.c 73 #include <machine/nvm.h>
  /src/sys/dev/pci/
if_wm.c 566 int sc_nvm_addrbits; /* NVM address bits */
567 unsigned int sc_nvm_wordsize; /* NVM word size */
724 * is used for both PHY and NVM.
726 kmutex_t *sc_ich_nvmmtx; /* ICH/PCH specific NVM mutex */
729 struct wm_nvmop nvm; member in struct:wm_softc
1042 * NVM related.
1072 /* Lock, detecting NVM type, validate checksum and read */
2069 sc->phy.acquire = sc->nvm.acquire = wm_get_null;
2070 sc->phy.release = sc->nvm.release = wm_put_null;
2432 /* Set PHY, NVM mutex related stuff *
    [all...]
  /src/sys/uvm/
uvm_map.c 4240 struct vmspace *nvm, *ovm = p->p_vmspace;
4247 nvm = uvmspace_fork(ovm);
4251 p->p_vmspace = nvm;
4268 struct vmspace *nvm, *ovm = p->p_vmspace; local in function:uvmspace_exec
4339 nvm = uvmspace_alloc(start, end, topdown);
4346 p->p_vmspace = nvm;
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_vm.c 202 for (i = 1; i < rdev->vm_manager.nvm; ++i) {
radeon_ni.c 2516 rdev->vm_manager.nvm = 8;
radeon.h 997 unsigned nvm; member in struct:radeon_vm_manager
radeon_si.c 4808 rdev->vm_manager.nvm = 16;
radeon_cik.c 5645 rdev->vm_manager.nvm = 16;

Completed in 39 milliseconds