| /src/sys/external/bsd/drm2/dist/drm/vmwgfx/device_include/ |
| svga_overlay.h | 127 * Computes the size, pitches and offsets for YUV frames. 133 * Pitches and offsets for the given YUV frame are put in 'pitches' 144 uint32 *pitches, /* OUT (optional) */ 160 if (pitches) { 161 pitches[0] = *width; 170 if (pitches) { 171 pitches[1] = pitches[2] = tmp; 188 if (pitches) { [all...] |
| svga_reg.h | 1355 uint32 pitches[3]; member in struct:SVGAOverlayUnit
|
| /src/sys/arch/arm/nvidia/ |
| tegra_drm_fb.c | 108 tfa.tfa_fb_linebytes = helper->fb->pitches[0]; 135 fb->pitches[0] = pitch;
|
| /src/sys/external/bsd/drm2/dist/drm/ |
| drm_modeset_helper.c | 95 fb->pitches[i] = mode_cmd->pitches[i];
|
| drm_framebuffer.c | 141 r.pitches[0] = or->pitch; 226 if ((uint64_t) height * r->pitches[i] + r->offsets[i] > UINT_MAX) 229 if (block_size && r->pitches[i] < min_pitch) { 230 DRM_DEBUG_KMS("bad pitch %u for plane %d\n", r->pitches[i], i); 255 r->pitches[i] % 128) { 281 if (r->pitches[i]) { 540 r->pitch = fb->pitches[0]; 1067 drm_printf_indent(p, indent + 1, "pitch[%u]=%u\n", i, fb->pitches[i]);
|
| drm_fb_helper.c | 402 size_t offset = clip->y1 * fb->pitches[0] + clip->x1 * cpp; 410 src = (char *)src + fb->pitches[0]; 411 dst = (char *)dst + fb->pitches[0]; 1723 drm_fb_helper_fill_fix(info, fb->pitches[0], fb->format->depth); 2153 fbi->screen_size = fb->height * fb->pitches[0];
|
| /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
| amdgpu_fb.c | 158 mode_cmd->pitches[0] = amdgpu_align_pitch(adev, mode_cmd->width, cpp, 162 size = mode_cmd->pitches[0] * height; 275 afa.afa_fb_linebytes = mode_cmd.pitches[0]; 312 DRM_INFO(" pitch is %d\n", fb->pitches[0]);
|
| /src/sys/external/bsd/drm2/dist/include/drm/ |
| drm_framebuffer.h | 149 * @pitches: Line stride per buffer. For userspace created object this 152 unsigned int pitches[4]; member in struct:drm_framebuffer
|
| /src/sys/external/bsd/drm2/dist/drm/radeon/ |
| radeon_fb.c | 157 mode_cmd->pitches[0] = radeon_align_pitch(rdev, mode_cmd->width, cpp, 162 size = mode_cmd->pitches[0] * height; 191 mode_cmd->pitches[0]); 276 rfa.rfa_fb_linebytes = mode_cmd.pitches[0]; 338 DRM_INFO(" pitch is %d\n", fb->pitches[0]);
|
| /src/sys/external/bsd/drm2/dist/drm/nouveau/ |
| nouveau_display.c | 254 (mode_cmd->pitches[0] & 0x3f || /* align 64 */ 255 mode_cmd->pitches[0] >= 0x10000 || /* at most 64k pitch */ 256 (mode_cmd->pitches[1] && /* pitches for planes must match */ 257 mode_cmd->pitches[0] != mode_cmd->pitches[1]))) { 259 DRM_DEBUG_KMS("Unsuitable framebuffer: format: %s; pitches: 0x%x\n 0x%x\n", 262 mode_cmd->pitches[0], 263 mode_cmd->pitches[1]);
|
| nouveau_fbcon.c | 371 mode_cmd.pitches[0] = mode_cmd.width * (sizes->surface_bpp >> 3); 372 mode_cmd.pitches[0] = roundup(mode_cmd.pitches[0], 256); 377 ret = nouveau_gem_new(&drm->client, mode_cmd.pitches[0] * 421 nfa.nfa_fb_linebytes = mode_cmd.pitches[0];
|
| /src/sys/external/bsd/drm2/drm/ |
| drm_gem_framebuffer_helper.c | 138 size = (mode_cmd->height/vsub - 1)*mode_cmd->pitches[plane]
|
| /src/sys/external/bsd/drm2/dist/drm/i915/display/ |
| intel_fbdev.c | 145 mode_cmd.pitches[0] = ALIGN(mode_cmd.width * 150 size = mode_cmd.pitches[0] * mode_cmd.height; 431 if (fb->base.pitches[0] < cur_size) { 434 cur_size, fb->base.pitches[0]); 441 cur_size *= fb->base.pitches[0];
|
| intel_display.c | 2090 return fb->pitches[color_plane] * tile_height; 2321 return fb->pitches[color_plane]; 2558 if (add_overflows_t(u32, mul_u32_u32(height, fb->pitches[color_plane]), 2561 fb->offsets[color_plane], fb->pitches[color_plane], 2571 fb->pitches[color_plane], 2706 return DIV_ROUND_UP(fb->pitches[ccs_to_main_plane(fb, ccs_plane)], 2765 if (fb->pitches[color_plane] > max_stride && 2827 if (fb->pitches[i] & alignment) 3065 (x + width) * cpp > fb->pitches[i]) { 3079 fb->pitches[i] [all...] |
| /src/sys/external/bsd/drm2/i915drm/ |
| intelfb.c | 138 .da_fb_linebytes = ifa->ifa_fb_helper->fb->pitches[0],
|
| /src/sys/external/bsd/drm2/dist/drm/vmwgfx/ |
| vmwgfx_fb.c | 243 (dst_y1 * par->set_fb->pitches[0] + dst_x1 * cpp); 250 dst_ptr += par->set_fb->pitches[0]; 520 mode_cmd.pitches[0] = ((var->bits_per_pixel + 7) / 8) * mode_cmd.width; 528 cur_fb->pitches[0] == mode_cmd.pitches[0]) 532 new_bo_size = (size_t) mode_cmd.pitches[0] * (size_t) mode_cmd.height;
|
| vmwgfx_ldu.c | 107 return vmw_kms_write_svga(dev_priv, w, h, fb->pitches[0], 116 vmw_kms_write_svga(dev_priv, fb->width, fb->height, fb->pitches[0],
|
| /src/sys/arch/arm/rockchip/ |
| rk_drm.c | 332 fb->pitches[0] = pitch; 357 sfa.sfa_fb_linebytes = helper->fb->pitches[0];
|
| /src/sys/external/bsd/drm2/dist/drm/nouveau/dispnv04/ |
| nouveau_dispnv04_crtc.c | 376 regp->CRTC[NV_CIO_CR_OFFSET_INDEX] = fb->pitches[0] / 8; 389 XLATE(fb->pitches[0] / 8, 8, NV_CIO_CRE_RPC0_OFFSET_10_8); 391 XLATE(fb->pitches[0] / 8, 11, NV_CIO_CRE_42_OFFSET_11); 870 regp->CRTC[NV_CIO_CR_OFFSET_INDEX] = drm_fb->pitches[0] >> 3; 872 XLATE(drm_fb->pitches[0] >> 3, 8, NV_CIO_CRE_RPC0_OFFSET_10_8); 874 XLATE(drm_fb->pitches[0] / 8, 11, NV_CIO_CRE_42_OFFSET_11); 881 regp->fb_start += (y * drm_fb->pitches[0]) + (x * drm_fb->format->cpp[0]); 1198 { { }, event, crtc, fb->format->cpp[0] * 8, fb->pitches[0],
|
| nouveau_dispnv04_overlay.c | 183 nvif_wr32(dev, NV_PVIDEO_FORMAT(flip), format | fb->pitches[0]); 407 fb->pitches[0]);
|
| /src/sys/external/bsd/drm2/dist/drm/qxl/ |
| qxl_draw.c | 147 int stride = fb->pitches[0];
|
| /src/sys/arch/arm/ti/ |
| ti_lcdc.c | 575 fb->pitches[0] = pitch; 596 tfa.tfa_fb_linebytes = helper->fb->pitches[0];
|
| /src/sys/arch/arm/sunxi/ |
| sunxi_drm.c | 390 fb->pitches[0] = pitch; 409 sfa.sfa_fb_linebytes = helper->fb->pitches[0];
|
| /src/sys/external/bsd/drm2/dist/drm/virtio/ |
| virtgpu_plane.c | 123 y * state->fb->pitches[0];
|
| /src/sys/compat/netbsd32/ |
| netbsd32_drm.c | 876 uint32_t pitches[4]; member in struct:drm_mode_fb_cmd232 904 req64.pitches[i] = req32.pitches[i];
|