HomeSort by: relevance | last modified time | path
    Searched refs:plane1_base_address (Results 1 - 11 of 11) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn21/
amdgpu_dcn21_hubp.c 134 DET_BUF_PLANE1_BASE_ADDRESS, rq_regs->plane1_base_address);
370 DET_BUF_PLANE1_BASE_ADDRESS, &rq_regs.plane1_base_address);
394 if (rq_regs.plane1_base_address != dml_rq_regs->plane1_base_address)
396 dml_rq_regs->plane1_base_address, rq_regs.plane1_base_address);
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/
amdgpu_display_rq_dlg_helpers.c 195 dml_print("DML_RQ_DLG_CALC: plane1_base_address = 0x%0x\n", rq_regs.plane1_base_address);
display_mode_structs.h 512 unsigned int plane1_base_address; member in struct:_vcs_dpi_display_rq_regs_st
amdgpu_dml1_display_rq_dlg_calc.c 274 rq_regs->plane1_base_address = detile_buf_plane1_addr;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/
amdgpu_dcn20_hubp.c 204 DET_BUF_PLANE1_BASE_ADDRESS, rq_regs->plane1_base_address);
1059 DET_BUF_PLANE1_BASE_ADDRESS, &rq_regs->plane1_base_address);
1269 DET_BUF_PLANE1_BASE_ADDRESS, &rq_regs.plane1_base_address);
1294 if (rq_regs.plane1_base_address != dml_rq_regs->plane1_base_address)
1296 dml_rq_regs->plane1_base_address, rq_regs.plane1_base_address);
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
amdgpu_dcn10_hw_sequencer_debug.c 218 rq_regs->crq_expansion_mode, rq_regs->plane1_base_address, rq_regs->rq_regs_l.chunk_size,
amdgpu_dcn10_hubp.c 552 DET_BUF_PLANE1_BASE_ADDRESS, rq_regs->plane1_base_address);
867 DET_BUF_PLANE1_BASE_ADDRESS, &rq_regs->plane1_base_address);
amdgpu_dcn10_hw_sequencer.c 206 rq_regs->crq_expansion_mode, rq_regs->plane1_base_address, rq_regs->rq_regs_l.chunk_size,
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn20/
amdgpu_display_rq_dlg_calc_20.c 236 rq_regs->plane1_base_address = detile_buf_plane1_addr;
amdgpu_display_rq_dlg_calc_20v2.c 236 rq_regs->plane1_base_address = detile_buf_plane1_addr;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn21/
amdgpu_display_rq_dlg_calc_21.c 217 rq_regs->plane1_base_address = detile_buf_plane1_addr;

Completed in 26 milliseconds