| /src/sys/arch/evbarm/netwalker/ |
| netwalker_pwr.c | 169 int pwr; local 172 pwr = gpio_pin_read(sc->sc_gpio, &sc->sc_map, PWR_PIN_INPUT); 173 event = (pwr == GPIO_PIN_HIGH) ?
|
| /src/sys/external/isc/atheros_hal/dist/ar5212/ |
| ar5111.c | 398 int16_t pwr; local 485 pwr = (uint16_t)(PWR_STEP * 490 for (i = 0; i < (2 * (pwr - PWR_MIN) / EEP_SCALE + 1); i++) { 496 while (pwr < pScaledUpDbm[pcdacStruct.numPcdacValues - 1] && 498 pwr += PWR_STEP; 500 while (pwr < pScaledUpDbm[pcdacStruct.numPcdacValues - 1] && 501 (pwr - pScaledUpDbm[i])*(pwr - pScaledUpDbm[i+1]) > 0) 504 scaledPcdac = (uint16_t)(interpolate(pwr, 540 uint16_t lPwr = 0, uPwr = 0; /* lower and upper temp pwr values * [all...] |
| /src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/nxp/imx/ |
| imx53-tx53-x13x.dts | 102 reg_lcd_pwr0: regulator-lvds0-pwr { 112 reg_lcd_pwr1: regulator-lvds1-pwr {
|
| imx53-tx53-x03x.dts | 204 reg_lcd_pwr: regulator-lcd-pwr {
|
| imx6qdl-tx6.dtsi | 141 reg_lcd0_pwr: regulator-lcd0-pwr { 153 reg_lcd1_pwr: regulator-lcd1-pwr { 363 MX6QDL_PAD_EIM_A25__GPIO5_IO02 0x1b0b1 /* PWR BTN */
|
| /src/sys/dev/ic/ |
| arn9287.c | 287 lopier.pwr[i] = pierdata[lo].pwrPdg[i]; 289 hipier.pwr[i] = pierdata[lo].pwrPdg[i]; 308 int chain, int8_t *pwr) 325 *pwr = athn_interpolate(fbin, 329 *pwr = (pierdata[lo].pwrPdg[0][0] + pierdata[hi].pwrPdg[0][0]) / 2; 444 int16_t pwr = 0, power[ATHN_POWER_COUNT]; local 460 pwr -= AR_PWR_DECREASE_FOR_2_CHAIN; 461 if (pwr < 0) 462 pwr = 0;
|
| arn5416.c | 383 lopier.pwr[i] = pierdata[lo].pwrPdg[i]; 385 hipier.pwr[i] = pierdata[lo].pwrPdg[i]; 528 int16_t pwr = 0, pwroff, max_ant_gain, power[ATHN_POWER_COUNT]; local 546 pwr -= AR_PWR_DECREASE_FOR_2_CHAIN; 548 pwr -= AR_PWR_DECREASE_FOR_3_CHAIN; 549 if (pwr < 0) 550 pwr = 0;
|
| arn9280.c | 422 uint8_t fbin, pcdac, pwr, idx; local 442 pwr = (pierdata[lo].pwrPdg[0][0] + pierdata[hi].pwrPdg[0][0]) / 2; 443 pwr /= 2; /* Convert to dB. */ 453 "fbin=%d lo=%d hi=%d pwr=%d pcdac=%d txgain=%d\n", 454 fbin, lo, hi, pwr, pcdac, idx); 458 pdadcs[i] = (i < pwr) ? 0x00 : 0xff;
|
| arn5008.c | 2500 ar5008_get_vpd(uint8_t pwr, const uint8_t *pwrPdg, const uint8_t *vpdPdg, 2507 if (pwrPdg[i] > pwr) 2516 vpd = athn_interpolate(pwr, pwrPdg[lo], vpdPdg[lo], 2528 uint8_t vpd[AR_MAX_PWR_RANGE_IN_HALF_DB], pwr; local 2535 minpwr[i] = MAX(lopier->pwr[i][0], hipier->pwr[i][0]); 2536 maxpwr[i] = MIN(lopier->pwr[i][nicepts - 1], 2537 hipier->pwr[i][nicepts - 1]); 2571 pwr = minpwr[i]; 2574 lovpd = ar5008_get_vpd(pwr, lopier->pwr[i] [all...] |
| athnvar.h | 196 const uint8_t *pwr[AR_PD_GAINS_IN_MASK]; member in struct:athn_pier
|
| /src/sys/external/bsd/drm2/dist/drm/nouveau/include/nvkm/subdev/ |
| clk.h | 130 int nvkm_clk_ustate(struct nvkm_clk *, int req, int pwr);
|
| /src/sys/arch/evbarm/imx31/ |
| imx31lk_pcic.c | 210 imx31lk_pcic_set_power(struct imx_pcic_socket *so, int pwr) 220 switch (pwr) {
|
| /src/sys/arch/zaurus/dev/ |
| scoop_pcic.c | 224 scoop_pcic_set_power(struct pxapcic_socket *so, int pwr) 233 switch (pwr) {
|
| /src/sys/external/bsd/drm2/dist/drm/nouveau/dispnv50/ |
| nouveau_dispnv50_disp.c | 675 struct nv50_disp_sor_hdmi_pwr_v0 pwr; member in struct:__anon5139 696 struct nv50_disp_sor_hdmi_pwr_v0 pwr; member in struct:__anon5140 704 .pwr.state = 1, 705 .pwr.rekey = 56, /* binary driver, and tegra, constant */ 727 args.pwr.avi_infoframe_length 735 args.pwr.vendor_infoframe_length 738 + args.pwr.avi_infoframe_length, 743 max_ac_packet -= args.pwr.rekey; 745 args.pwr.max_ac_packet = max_ac_packet / 32; 753 args.pwr.scdc 1559 u8 pwr; local [all...] |
| /src/sys/external/bsd/drm2/dist/drm/amd/display/dmub/inc/ |
| dmub_cmd.h | 197 struct enable_disp_power_gating_parameters_v2_1 pwr; member in struct:dmub_cmd_enable_disp_power_gating_data
|
| /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/disp/ |
| nouveau_nvkm_engine_disp_dp.c | 361 u8 pwr; local 392 if (!nvkm_rdaux(dp->aux, DPCD_SC00, &pwr, 1)) { 393 if ((pwr & DPCD_SC00_SET_POWER) != DPCD_SC00_SET_POWER_D0) { 394 pwr &= ~DPCD_SC00_SET_POWER; 395 pwr |= DPCD_SC00_SET_POWER_D0; 396 nvkm_wraux(dp->aux, DPCD_SC00, &pwr, 1);
|
| /src/sys/external/isc/atheros_hal/dist/ar5211/ |
| ar5211_reset.c | 1407 int16_t pwr; local 1467 pwr = (uint16_t)(PWR_STEP * ((minScaledPwr - PWR_MIN + PWR_STEP / 2) / PWR_STEP) + PWR_MIN); 1471 for (i = 0; i < (2 * (pwr - PWR_MIN) / EEP_SCALE + 1); i++) 1475 while (pwr < pScaledUpDbm[pcdacStruct.numPcdacValues - 1]) { 1476 pwr += PWR_STEP; 1478 while (pwr < pScaledUpDbm[pcdacStruct.numPcdacValues - 1] && 1479 (pwr - pScaledUpDbm[i])*(pwr - pScaledUpDbm[i+1]) > 0) 1482 scaledPcdac = (uint16_t)(ar5211GetInterpolatedValue(pwr, 1720 uint16_t lPwr = 0, uPwr = 0; /* lower and upper temp pwr values * [all...] |
| /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/bios/ |
| amdgpu_command_table2.c | 711 struct enable_disp_power_gating_parameters_v2_1 *pwr) 717 power_gating.power_gating.pwr = *pwr;
|
| /src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/allwinner/ |
| sun8i-r40-bananapi-m2-ultra.dts | 77 pwr-led { 78 label = "bananapi:red:pwr";
|
| sun8i-v40-bananapi-m2-berry.dts | 76 pwr-led { 77 label = "bananapi:red:pwr";
|
| sun8i-a83t-bananapi-m3.dts | 114 regulator-sata-disk-pwr { 116 regulator-name = "sata-disk-pwr";
|
| /src/sys/dev/pci/ |
| if_wpi.c | 2609 int pwr, idx; local 2616 pwr = group->maxpwr / 2; 2621 pwr -= IEEE80211_IS_CHAN_2GHZ(c) ? 0 : 5; 2624 pwr -= IEEE80211_IS_CHAN_2GHZ(c) ? 7 : 10; 2627 pwr -= IEEE80211_IS_CHAN_2GHZ(c) ? 9 : 12; 2632 pwr = uimin(pwr, sc->maxpwr[chan]); 2636 if (pwr > sample[1].power) 2639 idx = interpolate(pwr, sample[0].power, sample[0].index,
|
| /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/clk/ |
| nouveau_nvkm_subdev_clk_base.c | 317 nvkm_trace(subdev, "P %d PWR %d U(AC) %d U(DC) %d A %d T %d°C D %d\n", 552 nvkm_clk_ustate(struct nvkm_clk *clk, int req, int pwr) 556 if (ret -= 2, pwr) clk->ustate_ac = ret;
|
| /src/sys/dev/sbus/ |
| dbri.c | 261 int error, rseg, pwr, i; local 271 pwr = prom_getpropint(sa->sa_node,"pwr-on-auxio",0); 274 if (pwr) {
|
| /src/sys/arch/arm/nvidia/ |
| tegra_drm_mode.c | 991 const uint32_t pwr = HDMI_READ(tegra_encoder, local 993 if ((pwr & HDMI_NV_PDISP_SOR_PWR_SETTING_NEW) == 0)
|