HomeSort by: relevance | last modified time | path
    Searched refs:qid (Results 1 - 25 of 77) sorted by relevancy

1 2 3 4

  /src/sys/dev/ic/
bcmgenetreg.h 101 #define GENET_RX_DMA_RINGBASE(qid) (GENET_RX_BASE + 0xc00 + GENET_DMA_RING_SIZE * (qid))
102 #define GENET_RX_DMA_WRITE_PTR_LO(qid) (GENET_RX_DMA_RINGBASE(qid) + 0x00)
103 #define GENET_RX_DMA_WRITE_PTR_HI(qid) (GENET_RX_DMA_RINGBASE(qid) + 0x04)
104 #define GENET_RX_DMA_PROD_INDEX(qid) (GENET_RX_DMA_RINGBASE(qid) + 0x08)
105 #define GENET_RX_DMA_CONS_INDEX(qid) (GENET_RX_DMA_RINGBASE(qid) + 0x0c
    [all...]
bcmgenet.c 429 genet_set_rxthresh(struct genet_softc *sc, int qid, int usecs, int count)
446 WR4(sc, GENET_RX_DMA_MBUF_DONE_THRES(qid), count);
448 val = RD4(sc, GENET_RX_DMA_RING_TIMEOUT(qid));
451 WR4(sc, GENET_RX_DMA_RING_TIMEOUT(qid), val);
455 genet_set_txthresh(struct genet_softc *sc, int qid, int count)
462 WR4(sc, GENET_TX_DMA_MBUF_DONE_THRES(qid), count);
466 genet_init_rings(struct genet_softc *sc, int qid)
477 WR4(sc, GENET_TX_DMA_READ_PTR_LO(qid), 0);
478 WR4(sc, GENET_TX_DMA_READ_PTR_HI(qid), 0);
479 WR4(sc, GENET_TX_DMA_CONS_INDEX(qid), 0)
827 const int qid = GENET_DMA_DEFAULT_QUEUE; local in function:genet_start_locked
1167 const int qid = GENET_DMA_DEFAULT_QUEUE; local in function:genet_debug
    [all...]
athn.c 385 int qid; local in function:athn_detach
391 for (qid = 0; qid < ATHN_QID_COUNT; qid++)
392 athn_tx_reclaim(sc, qid);
914 int error, qid; local in function:athn_set_chan
917 for (qid = 0; qid < ATHN_QID_COUNT; qid++)
918 if (athn_tx_pending(sc, qid))
954 int error, qid; local in function:athn_switch_chan
1908 int qid; local in function:athn_init_tx_queues
2572 int aci, qid; local in function:athn_updateedca
2946 int qid; local in function:athn_stop
    [all...]
bwireg.h 153 #define BWI_PIO_TXCTL(qid) (0x0000300 + (qid) * 0x10 + 0x0)
158 #define BWI_PIO_TXDATA(qid) (0x0000300 + (qid) * 0x10 + 0x4)
160 #define BWI_PIO_RXCTL(qid) (0x0000300 + (qid) * 0x10 + 0x8)
163 #define BWI_PIO_RXDATA(qid) (0x0000300 + (qid) * 0x10 + 0xc)
athnreg.h 504 #define AR_IMR_S0_QCU_TXOK(qid) (1 << (qid))
505 #define AR_IMR_S0_QCU_TXDESC(qid) (1 << (16 + (qid)))
508 #define AR_IMR_S1_QCU_TXERR(qid) (1 << (qid))
509 #define AR_IMR_S1_QCU_TXEOL(qid) (1 << (16 + (qid)))
512 #define AR_IMR_S2_QCU_TXURN(qid) (1 << (qid))
    [all...]
  /src/sys/dev/pci/
nvme_pci.c 313 nvme_pci_intr_establish(struct nvme_softc *sc, uint16_t qid,
325 KASSERT(sc->sc_use_mq || qid == NVME_ADMIN_Q);
326 KASSERT(sc->sc_ih[qid] == NULL);
329 pci_intr_setattr(psc->psc_pc, &psc->psc_intrs[qid],
340 if (qid == NVME_ADMIN_Q) {
345 device_xname(sc->sc_dev), qid);
353 sc->sc_ih[qid] = pci_intr_establish_xname(psc->psc_pc,
354 psc->psc_intrs[qid], IPL_BIO, ih_func, ih_arg, intr_xname);
355 if (sc->sc_ih[qid] == NULL) {
362 sc->sc_softih[qid] = softint_establish
    [all...]
if_wpireg.h 60 #define WPI_TX_CTL(qid) (0x940 + (qid) * 8)
61 #define WPI_TX_BASE(qid) (0x944 + (qid) * 8)
62 #define WPI_TX_DESC(qid) (0x980 + (qid) * 80)
69 #define WPI_TX_CONFIG(qid) (0xd00 + (qid) * 32)
70 #define WPI_TX_CREDIT(qid) (0xd04 + (qid) * 32
214 uint8_t qid; member in struct:wpi_rx_desc
267 uint8_t qid; member in struct:wpi_tx_cmd
    [all...]
virtio_pci.c 885 int vector, ret, qid; local in function:virtio_pci_setup_interrupts_10
898 for (qid = 0; qid < sc->sc_nvqs; qid++) {
902 vector += qid;
903 bus_space_write_2(iot, ioh, VIRTIO_CONFIG1_QUEUE_SELECT, qid);
910 "msix vector\n", qid);
923 int offset, vector, ret, qid; local in function:virtio_pci_setup_interrupts_09
941 for (qid = 0; qid < sc->sc_nvqs; qid++)
978 int idx, qid, n; local in function:virtio_pci_establish_msix_interrupts
    [all...]
if_iwnreg.h 100 #define IWN_FH_TFBD_CTRL0(qid) (0x1900 + (qid) * 8)
101 #define IWN_FH_TFBD_CTRL1(qid) (0x1904 + (qid) * 8)
103 #define IWN_FH_SRAM_ADDR(qid) (0x19a4 + (qid) * 4)
104 #define IWN_FH_CBBC_QUEUE(qid) (0x19d0 + (qid) * 4)
110 #define IWN_FH_TX_CONFIG(qid) (0x1d00 + (qid) * 32
411 uint8_t qid; member in struct:iwn_rx_desc
454 uint8_t qid; member in struct:iwn_tx_cmd
1267 uint16_t qid; member in struct:iwn_compressed_ba
    [all...]
if_vioif.c 837 int qid; local in function:vioif_transmit
839 qid = vioif_select_txqueue(ifp, m);
840 netq = &sc->sc_netqs[qid];
1162 size_t qid, i, netq_num, kmemsize; local in function:vioif_alloc_mems
1171 for (qid = 0; qid < netq_num; qid++) {
1172 maps = sc->sc_netqs[qid].netq_maps;
1173 vq_num = sc->sc_netqs[qid].netq_vq->vq_num;
1210 for (qid = 0; qid < netq_num; qid++)
    [all...]
if_iwn.c 922 int qid; local in function:iwn_detach
939 for (qid = 0; qid < sc->ntxqs; qid++)
940 iwn_free_tx_ring(sc, &sc->txq[qid]);
1474 iwn_alloc_tx_ring(struct iwn_softc *sc, struct iwn_tx_ring *ring, int qid)
1480 ring->qid = qid;
1498 if (qid > 4)
1553 sc->qfullmsk &= ~(1 << ring->qid);
2733 int qid; local in function:iwn_wakeup_intr
5259 int qid = 7 + tid; local in function:iwn4965_ampdu_tx_start
5295 int qid = 7 + tid; local in function:iwn4965_ampdu_tx_stop
5318 int qid = 10 + tid; local in function:iwn5000_ampdu_tx_start
5353 int qid = 10 + tid; local in function:iwn5000_ampdu_tx_stop
5499 int error, qid; local in function:iwn4965_post_alive
5552 int error, qid; local in function:iwn5000_post_alive
6292 int error, chnl, qid; local in function:iwn_hw_init
6396 int chnl, qid, ntries; local in function:iwn_hw_stop
    [all...]
  /src/sys/dist/pf/net/
pf_mtag.h 49 u_int32_t qid; /* queue id */ member in struct:pf_mtag
  /src/sys/altq/
altq_wfq.h 51 u_long qid; member in struct:wfq_getqid
56 int qid; member in struct:wfq_setweight
69 int qid; member in struct:wfq_getstats
altq_priq.c 175 if (a->qid == 0)
179 if (clh_to_clp(pif, a->qid) != NULL)
183 a->pq_u.priq_opts.flags, a->qid);
199 if ((cl = clh_to_clp(pif, a->qid)) == NULL)
216 if ((cl = clh_to_clp(pif, a->qid)) == NULL)
284 priq_class_create(struct priq_if *pif, int pri, int qlimit, int flags, int qid)
339 cl->cl_handle = qid;
446 cl = clh_to_clp(pif, ((struct altq_tag *)(t+1))->qid);
842 int qid; local in function:priqcmd_add_class
852 qid = ap->pri + 1
    [all...]
altq_wfq.c 509 gqidp->qid = (*wfqp->hash_func)(&gqidp->flow, wfqp->nums);
526 if (swp->qid < 0 || swp->qid >= wfqp->nums)
529 queue = &wfqp->queue[swp->qid];
547 if (gsp->qid < 0 || gsp->qid >= wfqp->nums)
550 queue = &wfqp->queue[gsp->qid];
  /src/sys/external/bsd/drm2/dist/drm/amd/amdkfd/
kfd_process_queue_manager.c 37 struct process_queue_manager *pqm, unsigned int qid)
42 if ((pqn->q && pqn->q->properties.queue_id == qid) ||
43 (pqn->kq && pqn->kq->queue->properties.queue_id == qid))
51 unsigned int *qid)
67 *qid = found;
83 int pqm_set_gws(struct process_queue_manager *pqm, unsigned int qid,
92 pqn = get_queue_by_qid(pqm, qid);
173 struct file *f, unsigned int qid)
182 q_properties->queue_id = qid;
200 unsigned int *qid,
    [all...]
kfd_priv.h 906 unsigned int *qid,
908 int pqm_destroy_queue(struct process_queue_manager *pqm, unsigned int qid);
909 int pqm_update_queue(struct process_queue_manager *pqm, unsigned int qid,
911 int pqm_set_cu_mask(struct process_queue_manager *pqm, unsigned int qid,
913 int pqm_set_gws(struct process_queue_manager *pqm, unsigned int qid,
916 unsigned int qid);
918 unsigned int qid,
  /src/sys/arch/arm/apple/
apple_nvme.c 218 nvme_ans_tcb(struct nvme_queue *q, unsigned int qid)
221 ptr += qid * ANS_NVMMU_TCB_PITCH;
274 apple_nvme_intr_establish(struct nvme_softc *sc, uint16_t qid,
284 KASSERT(sc->sc_use_mq || qid == NVME_ADMIN_Q);
285 KASSERT(sc->sc_ih[qid] == NULL);
291 sc->sc_ih[qid] = fdtbus_intr_establish_xname(phandle, 0, IPL_BIO,
293 if (sc->sc_ih[qid] == NULL) {
300 sc->sc_softih[qid] = softint_establish(
303 if (sc->sc_softih[qid] == NULL) {
304 fdtbus_intr_disestablish(phandle, sc->sc_ih[qid]);
    [all...]
  /src/usr.sbin/puffs/mount_9p/
subr.c 44 qid2vattr(struct vattr *vap, const struct qid9p *qid)
47 vap->va_fileid = qid->qidpath;
48 vap->va_gen = qid->qidvers;
49 if (qid->qidtype & P9PROTO_QID_TYPE_DIR)
85 newp9pnode_qid(struct puffs_usermount *pu, const struct qid9p *qid,
92 qid2vattr(&pn->pn_va, qid);
nineproto.c 46 proto_getqid(struct puffs_framebuf *pb, struct qid9p *qid)
52 p9pbuf_get_1(pb, &qid->qidtype);
53 p9pbuf_get_4(pb, &qid->qidvers);
54 p9pbuf_get_8(pb, &qid->qidpath);
125 struct qid9p qid; local in function:proto_getstat
142 GETFIELD(proto_getqid, &qid, 13);
163 qid2vattr(vap, &qid);
405 uint8_t op, struct qid9p *qid)
410 return proto_getqid(pb, qid);
  /src/usr.sbin/mrouted/
prune.h 76 u_int qid : 24; /* traceroute query id */ member in struct:tr_query::__anon8ae2e7df0108
82 u_int qid : 24; /* traceroute query id */ member in struct:tr_query::__anon8ae2e7df0208
88 #define tr_qid q.qid
  /src/usr.sbin/altq/altqstat/
qdisc_wfq.c 52 int qid; member in struct:wfqinfo
79 wfq_stats.qid = i;
105 wfq_stats.qid = i;
109 qinfo[i].qid = i;
144 printf("[QID] WEIGHT QSIZE(KB) SENT(pkts) (KB) DROP(pkts) (KB) bps\n\r");
149 top[j]->qid,
  /src/sys/arch/mips/cavium/dev/
octeon_pkovar.h 145 octpko_op_doorbell_write(int pid, int qid, int wdc)
151 __SHIFTIN(qid, PKO_DOORBELL_WRITE_QID);
  /src/sys/external/bsd/ena-com/
ena_eth_com.h 138 io_sq->qid, tail);
156 io_cq->qid, head);
ena_com.h 171 /* Caller qid */
172 u16 qid; member in struct:ena_com_io_cq
214 u16 qid; member in struct:ena_com_io_sq
388 u16 qid; member in struct:ena_com_create_io_ctx
479 /* ena_com_destroy_io_queue - Destroy IO queue with the queue id - qid.
481 * @qid - the caller virtual queue id.
483 void ena_com_destroy_io_queue(struct ena_com_dev *ena_dev, u16 qid);
487 * @qid - the caller virtual queue id.
493 int ena_com_get_io_handlers(struct ena_com_dev *ena_dev, u16 qid,

Completed in 77 milliseconds

1 2 3 4