HomeSort by: relevance | last modified time | path
    Searched refs:reg_state (Results 1 - 6 of 6) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/i915/gt/
intel_lrc_reg.h 37 #define ASSIGN_CTX_PDP(ppgtt, reg_state, n) do { \
38 u32 *reg_state__ = (reg_state); \
44 #define ASSIGN_CTX_PML4(ppgtt, reg_state) do { \
45 u32 *reg_state__ = (reg_state); \
intel_lrc.c 281 static void execlists_init_reg_state(u32 *reg_state,
  /src/sys/external/bsd/drm2/dist/drm/i915/gt/uc/
intel_guc_ads.c 66 struct guc_mmio_reg_state reg_state; member in struct:__guc_ads_blob
127 blob->ads.reg_state_addr = base + ptr_offset(blob, reg_state);
  /src/sys/external/bsd/drm2/dist/drm/i915/gvt/
scheduler.c 90 u32 *reg_state, bool save)
110 workload->oactxctrl = reg_state[ctx_oactxctrl + 1];
115 workload->flex_mmio[i] = reg_state[state_offset + 1];
118 reg_state[ctx_oactxctrl] =
120 reg_state[ctx_oactxctrl + 1] = workload->oactxctrl;
126 reg_state[state_offset] = mmio;
127 reg_state[state_offset + 1] = workload->flex_mmio[i];
mmio_context.c 464 const u32 *reg_state = ce->lrc_reg_state; local in function:is_inhibit_context
469 (reg_state[CTX_CONTEXT_CONTROL_VAL] & inhibit_mask);
  /src/sys/external/bsd/drm2/dist/drm/i915/
i915_perf.c 2193 u32 *reg_state = ce->lrc_reg_state; local in function:gen8_update_reg_state_unlocked
2196 reg_state[ctx_oactxctrl + 1] =
2202 reg_state[ctx_flexeu0 + i * 2 + 1] =
2205 reg_state[CTX_R_PWR_CLK_STATE] =

Completed in 20 milliseconds