HomeSort by: relevance | last modified time | path
    Searched refs:rs1 (Results 1 - 25 of 85) sorted by relevancy

1 2 3 4

  /src/external/gpl3/gcc/dist/gcc/config/riscv/
riscv_crypto.h 42 __riscv_aes32dsi (uint32_t rs1, uint32_t rs2, const int bs)
44 return __builtin_riscv_aes32dsi (rs1,rs2,bs);
49 __riscv_aes32dsmi (uint32_t rs1, uint32_t rs2, const int bs)
51 return __builtin_riscv_aes32dsmi (rs1,rs2,bs);
65 __riscv_aes64ds (uint64_t rs1, uint64_t rs2)
67 return __builtin_riscv_aes64ds (rs1,rs2);
72 __riscv_aes64dsm (uint64_t rs1, uint64_t rs2)
74 return __builtin_riscv_aes64dsm (rs1,rs2);
79 __riscv_aes64im (uint64_t rs1)
81 return __builtin_riscv_aes64im (rs1);
    [all...]
riscv_bitmanip.h 192 __riscv_clmul_32 (uint32_t rs1, uint32_t rs2)
194 return __builtin_riscv_clmul_32 (rs1,rs2);
201 __riscv_clmulh_32 (uint32_t rs1, uint32_t rs2)
203 return __builtin_riscv_clmulh_32 (rs1,rs2);
212 __riscv_clmul_64 (uint64_t rs1, uint64_t rs2)
214 return __builtin_riscv_clmul_64 (rs1,rs2);
219 __riscv_clmulh_64 (uint64_t rs1, uint64_t rs2)
221 return __builtin_riscv_clmulh_64 (rs1,rs2);
234 __riscv_clmulr_32 (uint32_t rs1, uint32_t rs2)
236 return __builtin_riscv_clmulr_32 (rs1,rs2)
    [all...]
  /src/sys/arch/sparc/fpu/
fpu.c 305 int opf, rs1, rs2, rd, type, mask, fsr, cx; local
308 int opf, rs1, rs2, rd, type, mask, fsr, cx, i, cond; local
337 rs1 = instr.i_opf.i_rs1;
338 rs1 = (rs1 & ~mask) | ((rs1 & mask & 0x1) << 5);
344 if ((rs1 | rs2 | rd) & mask)
362 rs1 = fs->fs_regs[rs2];
368 rs1 = fs->fs_regs[rs2];
374 rs1 = fs->fs_regs[rs2]
    [all...]
  /src/crypto/external/apache2/openssl/dist/crypto/perlasm/
riscv.pm 282 # Encoding for aes64ds rd, rs1, rs2 instruction on RV64
283 # XXXXXXX_ rs2 _ rs1 _XXX_ rd _XXXXXXX
286 my $rs1 = read_reg shift;
288 return ".word ".($template | ($rs2 << 20) | ($rs1 << 15) | ($rd << 7));
292 # Encoding for aes64dsm rd, rs1, rs2 instruction on RV64
293 # XXXXXXX_ rs2 _ rs1 _XXX_ rd _XXXXXXX
296 my $rs1 = read_reg shift;
298 return ".word ".($template | ($rs2 << 20) | ($rs1 << 15) | ($rd << 7));
302 # Encoding for aes64es rd, rs1, rs2 instruction on RV64
303 # XXXXXXX_ rs2 _ rs1 _XXX_ rd _XXXXXX
    [all...]
  /src/sys/arch/sparc/sparc/
emul.c 134 union instr *code, int32_t *rd, int32_t *rs1, int32_t *rs2)
173 * ignore the error and return *rd = *rs1.
180 *rd = *rs1 / *rs2;
181 DPRINTF(("muldiv: %d / %d = %d\n", *rs1, *rs2, *rd));
184 *rd = *rs1 * *rs2;
185 DPRINTF(("muldiv: %d * %d = %d\n", *rs1, *rs2, *rd));
198 if (*rd * *rs2 != *rs1)
202 if (*rd / *rs2 != *rs1)
248 int32_t rs1, rs2; local
274 if ((error = readgpreg(tf, code.i_op3.i_rs1, &rs1)) != 0)
388 int32_t rs1, rs2, rd; local
    [all...]
  /src/sys/arch/sparc64/sparc64/
emul.c 132 muldiv(struct trapframe64 *tf, union instr *code, int32_t *rd, int32_t *rs1,
172 * ignore the error and return *rd = *rs1.
179 *rd = *rs1 / *rs2;
180 DPRINTF(("muldiv: %d / %d = %d\n", *rs1, *rs2, *rd));
183 *rd = *rs1 * *rs2;
184 DPRINTF(("muldiv: %d * %d = %d\n", *rs1, *rs2, *rd));
197 if (*rd * *rs2 != *rs1)
201 if (*rd / *rs2 != *rs1)
245 int64_t rs1, rs2; local
271 if ((error = readgpreg(tf, code.i_op3.i_rs1, &rs1)) != 0)
380 int32_t rs1, rs2, rd; local
    [all...]
  /src/sys/arch/sparc/include/
instr.h 220 * decode almost always makes use of an `rd' and `rs1', however
285 * `rs1' or `cond'.
349 #define _I_OP3_GEN(form, rd, op3, rs1, low14) \
350 _I_ANY(form, (rd) << 25 | (op3) << 19 | (rs1) << 14 | (low14))
351 #define _I_OP3_LS_RAR(rd, op3, rs1, asi, rs2) \
352 _I_OP3_GEN(IOP_mem, rd, op3, rs1, (asi) << 5 | (rs2))
353 #define _I_OP3_LS_RI(rd, op3, rs1, simm13) \
354 _I_OP3_GEN(IOP_mem, rd, op3, rs1, _I_SIMM(simm13))
355 #define _I_OP3_LS_RR(rd, op3, rs1, rs2) \
356 _I_OP3_GEN(IOP_mem, rd, op3, rs1, rs2
    [all...]
  /src/external/gpl3/gdb.old/dist/sim/erc32/
exec.c 226 static int fpexec (uint32_t op3, uint32_t rd, uint32_t rs1, uint32_t rs2,
396 uint32_t cwp, op, op2, op3, asi, rd, cond, rs1, local
409 op3 = rd = rs1 = operand2 = eicc = 0;
414 rs1 = (sregs->inst >> 14) & 0x1f;
425 if (ldep && (sregs->ildreg == rs1))
435 if (ldep && ((sregs->ildreg == rs1) || (sregs->ildreg == rs2)))
455 if (rs1 > 7)
456 rs1 = sregs->r[(cwp + rs1) & 0x7f];
458 rs1 = sregs->g[rs1]
    [all...]
  /src/external/gpl3/gdb/dist/sim/erc32/
exec.c 226 static int fpexec (uint32_t op3, uint32_t rd, uint32_t rs1, uint32_t rs2,
396 uint32_t cwp, op, op2, op3, asi, rd, cond, rs1, local
409 op3 = rd = rs1 = operand2 = eicc = 0;
414 rs1 = (sregs->inst >> 14) & 0x1f;
425 if (ldep && (sregs->ildreg == rs1))
435 if (ldep && ((sregs->ildreg == rs1) || (sregs->ildreg == rs2)))
455 if (rs1 > 7)
456 rs1 = sregs->r[(cwp + rs1) & 0x7f];
458 rs1 = sregs->g[rs1]
    [all...]
  /src/external/gpl3/binutils/dist/gas/config/
tc-dlx.c 327 char rs1[7], rd[7], endm, match = '0'; local
343 rs1[0] = 'r';
344 rs1[1] = '0';
345 rs1[2] = '\0';
363 rs1[i] = str[pb+i];
365 rs1[i] = '\0';
367 if (is_ldst_registers (& rs1[0]))
376 rs1[0] = 'r';
377 rs1[1] = '0';
378 rs1[2] = '\0'
443 char rs1[7], rd[7], endm, match = '0'; local
    [all...]
  /src/external/gpl3/binutils.old/dist/gas/config/
tc-dlx.c 327 char rs1[7], rd[7], endm, match = '0'; local
343 rs1[0] = 'r';
344 rs1[1] = '0';
345 rs1[2] = '\0';
363 rs1[i] = str[pb+i];
365 rs1[i] = '\0';
367 if (is_ldst_registers (& rs1[0]))
376 rs1[0] = 'r';
377 rs1[1] = '0';
378 rs1[2] = '\0'
443 char rs1[7], rd[7], endm, match = '0'; local
    [all...]
  /src/external/gpl3/gdb.old/dist/sim/riscv/
sim-main.c 161 int rs1 = (iw >> OP_SH_RS1) & OP_MASK_RS1;
164 const char *rs1_name = riscv_gpr_names_abi[rs1];
177 "rs1:%-2i:%-4s %0*" PRIxTW " "
181 rs1, rs1_name, (int) sizeof (unsigned_word) * 2,
182 riscv_cpu->regs[rs1],
192 store_rd (cpu, rd, riscv_cpu->regs[rs1] + riscv_cpu->regs[rs2]);
199 EXTEND32 (riscv_cpu->regs[rs1] + riscv_cpu->regs[rs2]));
204 store_rd (cpu, rd, riscv_cpu->regs[rs1] + i_imm);
210 store_rd (cpu, rd, EXTEND32 (riscv_cpu->regs[rs1] + i_imm));
215 store_rd (cpu, rd, riscv_cpu->regs[rs1] & riscv_cpu->regs[rs2])
159 int rs1 = (iw >> OP_SH_RS1) & OP_MASK_RS1; local
689 int rs1 = (iw >> OP_SH_RS1) & OP_MASK_RS1; local
841 int rs1 = (iw >> OP_SH_RS1) & OP_MASK_RS1; local
    [all...]
  /src/external/gpl3/gdb/dist/sim/riscv/
sim-main.c 161 int rs1 = (iw >> OP_SH_RS1) & OP_MASK_RS1;
164 const char *rs1_name = riscv_gpr_names_abi[rs1];
177 "rs1:%-2i:%-4s %0*" PRIxTW " "
181 rs1, rs1_name, (int) sizeof (unsigned_word) * 2,
182 riscv_cpu->regs[rs1],
192 store_rd (cpu, rd, riscv_cpu->regs[rs1] + riscv_cpu->regs[rs2]);
199 EXTEND32 (riscv_cpu->regs[rs1] + riscv_cpu->regs[rs2]));
204 store_rd (cpu, rd, riscv_cpu->regs[rs1] + i_imm);
210 store_rd (cpu, rd, EXTEND32 (riscv_cpu->regs[rs1] + i_imm));
215 store_rd (cpu, rd, riscv_cpu->regs[rs1] & riscv_cpu->regs[rs2])
159 int rs1 = (iw >> OP_SH_RS1) & OP_MASK_RS1; local
689 int rs1 = (iw >> OP_SH_RS1) & OP_MASK_RS1; local
841 int rs1 = (iw >> OP_SH_RS1) & OP_MASK_RS1; local
    [all...]
  /src/external/gpl3/binutils/dist/opcodes/
dlx-dis.c 39 unsigned char opc, rs1, rs2, rd; variable
171 (*info->fprintf_func) (info->stream, "r%d", (int)rs1);
222 (*info->fprintf_func) (info->stream, "0x%04x[r%d]", (int)imm16, (int)rs1);
256 (*info->fprintf_func) (info->stream, "0x%04x[r%d],", (int)imm16, (int)rs1);
313 (*info->fprintf_func) (info->stream, "r%d,", (int)rs1);
350 (*info->fprintf_func) (info->stream, "r%d,", (int) rs1);
423 (*info->fprintf_func) (info->stream, "r%d", (int)rs1);
464 rs1 = dlx_get_rs1 (insn_word);
473 " rs1 = 0x%02x\n"
479 opc, rs1, rs2, rd, func, imm16, imm26)
    [all...]
  /src/external/gpl3/binutils.old/dist/opcodes/
dlx-dis.c 39 unsigned char opc, rs1, rs2, rd; variable
171 (*info->fprintf_func) (info->stream, "r%d", (int)rs1);
222 (*info->fprintf_func) (info->stream, "0x%04x[r%d]", (int)imm16, (int)rs1);
256 (*info->fprintf_func) (info->stream, "0x%04x[r%d],", (int)imm16, (int)rs1);
313 (*info->fprintf_func) (info->stream, "r%d,", (int)rs1);
350 (*info->fprintf_func) (info->stream, "r%d,", (int) rs1);
423 (*info->fprintf_func) (info->stream, "r%d", (int)rs1);
464 rs1 = dlx_get_rs1 (insn_word);
473 " rs1 = 0x%02x\n"
479 opc, rs1, rs2, rd, func, imm16, imm26)
    [all...]
  /src/external/gpl3/gdb.old/dist/opcodes/
dlx-dis.c 39 unsigned char opc, rs1, rs2, rd; variable
171 (*info->fprintf_func) (info->stream, "r%d", (int)rs1);
222 (*info->fprintf_func) (info->stream, "0x%04x[r%d]", (int)imm16, (int)rs1);
256 (*info->fprintf_func) (info->stream, "0x%04x[r%d],", (int)imm16, (int)rs1);
313 (*info->fprintf_func) (info->stream, "r%d,", (int)rs1);
350 (*info->fprintf_func) (info->stream, "r%d,", (int) rs1);
423 (*info->fprintf_func) (info->stream, "r%d", (int)rs1);
464 rs1 = dlx_get_rs1 (insn_word);
473 " rs1 = 0x%02x\n"
479 opc, rs1, rs2, rd, func, imm16, imm26)
    [all...]
  /src/external/gpl3/gdb/dist/opcodes/
dlx-dis.c 39 unsigned char opc, rs1, rs2, rd; variable
171 (*info->fprintf_func) (info->stream, "r%d", (int)rs1);
222 (*info->fprintf_func) (info->stream, "0x%04x[r%d]", (int)imm16, (int)rs1);
256 (*info->fprintf_func) (info->stream, "0x%04x[r%d],", (int)imm16, (int)rs1);
313 (*info->fprintf_func) (info->stream, "r%d,", (int)rs1);
350 (*info->fprintf_func) (info->stream, "r%d,", (int) rs1);
423 (*info->fprintf_func) (info->stream, "r%d", (int)rs1);
464 rs1 = dlx_get_rs1 (insn_word);
473 " rs1 = 0x%02x\n"
479 opc, rs1, rs2, rd, func, imm16, imm26)
    [all...]
  /src/sys/arch/riscv/riscv/
db_disasm.c 140 unsigned rd, rs1, rs2; local
153 rs1 = INSN16_RS1x(insn);
158 riscv_registers[rs1]);
162 (int32_t)imm, riscv_registers[rs1]);
166 rs1 = INSN16_RS1x(insn);
170 (int32_t)imm, riscv_registers[rs1]);
173 rs1 = INSN16_RS1x(insn);
178 riscv_registers[rs1]);
182 (int32_t)imm, riscv_registers[rs1]);
186 rs1 = INSN16_RS1x(insn)
    [all...]
db_machdep.c 188 register_t rs1 = get_reg_value(tf, i.type_b.b_rs1); local
193 branch_p = (rs1 == rs2);
196 branch_p = ((rs1 & (1 << (i.type_b.b_rs2))) != 0);
199 branch_p = (rs1 < rs2);
203 branch_p = ((uregister_t)rs1 < (uregister_t)rs2);
  /src/crypto/external/apache2/openssl/dist/crypto/md5/asm/
md5-sparcv9.pl 390 my ($mnemonic,$rs1,$rs2,$rd)=@_;
395 $ref = "$mnemonic\t$rs1,$rs2,$rd";
398 foreach ($rs1,$rs2,$rd) {
409 0x81b00000|$rd<<25|$rs1<<14|$opf<<5|$rs2,
416 my ($mnemonic,$rs1,$rs2,$rd)=@_;
418 my $ref="$mnemonic\t$rs1,$rs2,$rd";
420 foreach ($rs1,$rs2,$rd) {
425 0x81b00300|$rd<<25|$rs1<<14|$rs2,
  /src/crypto/external/apache2/openssl/dist/crypto/sha/asm/
sha1-sparcv9.pl 384 my ($mnemonic,$rs1,$rs2,$rd)=@_;
389 $ref = "$mnemonic\t$rs1,$rs2,$rd";
392 foreach ($rs1,$rs2,$rd) {
403 0x81b00000|$rd<<25|$rs1<<14|$opf<<5|$rs2,
410 my ($mnemonic,$rs1,$rs2,$rd)=@_;
412 my $ref="$mnemonic\t$rs1,$rs2,$rd";
414 foreach ($rs1,$rs2,$rd) {
419 0x81b00300|$rd<<25|$rs1<<14|$rs2,
  /src/crypto/external/bsd/openssl/dist/crypto/md5/asm/
md5-sparcv9.pl 390 my ($mnemonic,$rs1,$rs2,$rd)=@_;
395 $ref = "$mnemonic\t$rs1,$rs2,$rd";
398 foreach ($rs1,$rs2,$rd) {
409 0x81b00000|$rd<<25|$rs1<<14|$opf<<5|$rs2,
416 my ($mnemonic,$rs1,$rs2,$rd)=@_;
418 my $ref="$mnemonic\t$rs1,$rs2,$rd";
420 foreach ($rs1,$rs2,$rd) {
425 0x81b00300|$rd<<25|$rs1<<14|$rs2,
  /src/crypto/external/bsd/openssl/dist/crypto/sha/asm/
sha1-sparcv9.pl 384 my ($mnemonic,$rs1,$rs2,$rd)=@_;
389 $ref = "$mnemonic\t$rs1,$rs2,$rd";
392 foreach ($rs1,$rs2,$rd) {
403 0x81b00000|$rd<<25|$rs1<<14|$opf<<5|$rs2,
410 my ($mnemonic,$rs1,$rs2,$rd)=@_;
412 my $ref="$mnemonic\t$rs1,$rs2,$rd";
414 foreach ($rs1,$rs2,$rd) {
419 0x81b00300|$rd<<25|$rs1<<14|$rs2,
  /src/crypto/external/bsd/openssl.old/dist/crypto/md5/asm/
md5-sparcv9.pl 385 my ($mnemonic,$rs1,$rs2,$rd)=@_;
390 $ref = "$mnemonic\t$rs1,$rs2,$rd";
393 foreach ($rs1,$rs2,$rd) {
404 0x81b00000|$rd<<25|$rs1<<14|$opf<<5|$rs2,
411 my ($mnemonic,$rs1,$rs2,$rd)=@_;
413 my $ref="$mnemonic\t$rs1,$rs2,$rd";
415 foreach ($rs1,$rs2,$rd) {
420 0x81b00300|$rd<<25|$rs1<<14|$rs2,
  /src/crypto/external/bsd/openssl.old/dist/crypto/sha/asm/
sha1-sparcv9.pl 382 my ($mnemonic,$rs1,$rs2,$rd)=@_;
387 $ref = "$mnemonic\t$rs1,$rs2,$rd";
390 foreach ($rs1,$rs2,$rd) {
401 0x81b00000|$rd<<25|$rs1<<14|$opf<<5|$rs2,
408 my ($mnemonic,$rs1,$rs2,$rd)=@_;
410 my $ref="$mnemonic\t$rs1,$rs2,$rd";
412 foreach ($rs1,$rs2,$rd) {
417 0x81b00300|$rd<<25|$rs1<<14|$rs2,

Completed in 54 milliseconds

1 2 3 4