HomeSort by: relevance | last modified time | path
    Searched refs:sh_mem_config (Results 1 - 20 of 20) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdkfd/
kfd_device_queue_manager_vi.c 120 qpd->sh_mem_config = (qpd->sh_mem_config &
149 qpd->sh_mem_config =
166 /* check if sh_mem_config register already configured */
167 if (qpd->sh_mem_config == 0) {
168 qpd->sh_mem_config =
182 qpd->sh_mem_config |= SH_MEM_ADDRESS_MODE_HSA32 <<
187 qpd->sh_mem_config |= SH_MEM_ADDRESS_MODE_HSA64 <<
189 qpd->sh_mem_config |= 1 <<
207 /* check if sh_mem_config register already configured *
    [all...]
kfd_device_queue_manager_cik.c 113 qpd->sh_mem_config = (qpd->sh_mem_config & PTR32)
129 /* check if sh_mem_config register already configured */
130 if (qpd->sh_mem_config == 0) {
131 qpd->sh_mem_config =
142 qpd->sh_mem_config |= PTR32;
146 qpd->sh_mem_config |= 1 << SH_MEM_CONFIG__PRIVATE_ATC__SHIFT;
163 /* check if sh_mem_config register already configured */
164 if (qpd->sh_mem_config == 0) {
165 qpd->sh_mem_config
    [all...]
kfd_device_queue_manager_v10.c 63 /* check if sh_mem_config register already configured */
64 if (qpd->sh_mem_config == 0) {
65 qpd->sh_mem_config =
73 qpd->sh_mem_config |=
kfd_device_queue_manager_v9.c 64 /* check if sh_mem_config register already configured */
65 if (qpd->sh_mem_config == 0) {
66 qpd->sh_mem_config =
71 qpd->sh_mem_config |=
kfd_pm4_headers.h 79 uint32_t sh_mem_config; member in struct:pm4_map_process
127 uint32_t sh_mem_config; member in struct:pm4_map_process_scratch_kv
kfd_packet_manager_v9.c 56 packet->sh_mem_config = qpd->sh_mem_config;
kfd_packet_manager_vi.c 66 packet->sh_mem_config = qpd->sh_mem_config;
kfd_pm4_headers_vi.h 174 uint32_t sh_mem_config; member in struct:pm4_mes_map_process
kfd_pm4_headers_ai.h 163 uint32_t sh_mem_config; member in struct:pm4_mes_map_process
kfd_priv.h 161 * Set sh_mem_config.retry_disable on Vega10
567 uint32_t sh_mem_config; member in struct:qcm_process_device
kfd_device_queue_manager.c 134 qpd->sh_mem_config,
1535 pr_debug("sh_mem_config: 0x%x, ape1_base: 0x%x, ape1_limit: 0x%x\n",
1536 qpd->sh_mem_config, qpd->sh_mem_ape1_base,
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_amdkfd_gfx_v9.h 28 uint32_t sh_mem_config,
amdgpu_amdkfd_gfx_v10.c 130 uint32_t sh_mem_config,
139 WREG32(SOC15_REG_OFFSET(GC, 0, mmSH_MEM_CONFIG), sh_mem_config);
amdgpu_amdkfd_gfx_v7.c 157 uint32_t sh_mem_config,
166 WREG32(mmSH_MEM_CONFIG, sh_mem_config);
amdgpu_amdkfd_gfx_v8.c 114 uint32_t sh_mem_config,
123 WREG32(mmSH_MEM_CONFIG, sh_mem_config);
amdgpu_amdkfd_gfx_v9.c 126 uint32_t sh_mem_config,
135 WREG32_RLC(SOC15_REG_OFFSET(GC, 0, mmSH_MEM_CONFIG), sh_mem_config);
amdgpu_gfx_v7_0.c 1866 uint32_t sh_mem_config; local in function:gfx_v7_0_init_compute_vmid
1876 sh_mem_config = SH_MEM_ALIGNMENT_MODE_UNALIGNED <<
1878 sh_mem_config |= MTYPE_NONCACHED << SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT;
1883 WREG32(mmSH_MEM_CONFIG, sh_mem_config);
1964 sh_mem_cfg = REG_SET_FIELD(0, SH_MEM_CONFIG, ALIGNMENT_MODE,
1966 sh_mem_cfg = REG_SET_FIELD(sh_mem_cfg, SH_MEM_CONFIG, DEFAULT_MTYPE,
1968 sh_mem_cfg = REG_SET_FIELD(sh_mem_cfg, SH_MEM_CONFIG, APE1_MTYPE,
1970 sh_mem_cfg = REG_SET_FIELD(sh_mem_cfg, SH_MEM_CONFIG, PRIVATE_ATC, 0);
amdgpu_gfx_v8_0.c 3687 uint32_t sh_mem_config; local in function:gfx_v8_0_init_compute_vmid
3698 sh_mem_config = SH_MEM_ADDRESS_MODE_HSA64 <<
3709 WREG32(mmSH_MEM_CONFIG, sh_mem_config);
3788 tmp = REG_SET_FIELD(0, SH_MEM_CONFIG, DEFAULT_MTYPE, MTYPE_UC);
3789 tmp = REG_SET_FIELD(tmp, SH_MEM_CONFIG, APE1_MTYPE, MTYPE_UC);
3790 tmp = REG_SET_FIELD(tmp, SH_MEM_CONFIG, ALIGNMENT_MODE,
3795 tmp = REG_SET_FIELD(0, SH_MEM_CONFIG, DEFAULT_MTYPE, MTYPE_NC);
3796 tmp = REG_SET_FIELD(tmp, SH_MEM_CONFIG, APE1_MTYPE, MTYPE_UC);
3797 tmp = REG_SET_FIELD(tmp, SH_MEM_CONFIG, ALIGNMENT_MODE,
amdgpu_gfx_v9_0.c 2405 uint32_t sh_mem_config; local in function:gfx_v9_0_init_compute_vmid
2416 sh_mem_config = SH_MEM_ADDRESS_MODE_64 |
2424 WREG32_SOC15_RLC(GC, 0, mmSH_MEM_CONFIG, sh_mem_config);
2494 tmp = REG_SET_FIELD(0, SH_MEM_CONFIG, ALIGNMENT_MODE,
2496 tmp = REG_SET_FIELD(tmp, SH_MEM_CONFIG, RETRY_DISABLE,
2501 tmp = REG_SET_FIELD(0, SH_MEM_CONFIG, ALIGNMENT_MODE,
2503 tmp = REG_SET_FIELD(tmp, SH_MEM_CONFIG, RETRY_DISABLE,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/
kgd_kfd_interface.h 248 uint32_t sh_mem_config, uint32_t sh_mem_ape1_base,

Completed in 52 milliseconds