HomeSort by: relevance | last modified time | path
    Searched refs:shouldCoalesce (Results 1 - 14 of 14) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/AVR/
AVRRegisterInfo.h 54 bool shouldCoalesce(MachineInstr *MI,
AVRRegisterInfo.cpp 279 bool AVRRegisterInfo::shouldCoalesce(MachineInstr *MI,
290 return TargetRegisterInfo::shouldCoalesce(MI, SrcRC, SubReg, DstRC, DstSubReg, NewRC, LIS);
  /src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
HexagonRegisterInfo.h 59 bool shouldCoalesce(MachineInstr *MI, const TargetRegisterClass *SrcRC,
HexagonRegisterInfo.cpp 347 bool HexagonRegisterInfo::shouldCoalesce(MachineInstr *MI,
  /src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/
SystemZRegisterInfo.h 157 bool shouldCoalesce(MachineInstr *MI,
SystemZRegisterInfo.cpp 376 bool SystemZRegisterInfo::shouldCoalesce(MachineInstr *MI,
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64RegisterInfo.h 133 bool shouldCoalesce(MachineInstr *MI, const TargetRegisterClass *SrcRC,
AArch64RegisterInfo.cpp 781 bool AArch64RegisterInfo::shouldCoalesce(
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMBaseRegisterInfo.h 205 bool shouldCoalesce(MachineInstr *MI,
ARMBaseRegisterInfo.cpp 854 bool ARMBaseRegisterInfo::shouldCoalesce(MachineInstr *MI,
893 LLVM_DEBUG(dbgs() << "\tARM::shouldCoalesce - Coalesced Weight: "
895 LLVM_DEBUG(dbgs() << "\tARM::shouldCoalesce - Reg Weight: "
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
SIRegisterInfo.h 244 bool shouldCoalesce(MachineInstr *MI,
SIRegisterInfo.cpp 2257 bool SIRegisterInfo::shouldCoalesce(MachineInstr *MI,
  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
TargetRegisterInfo.h 1023 virtual bool shouldCoalesce(MachineInstr *MI,
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
RegisterCoalescer.cpp 1889 if (!TRI->shouldCoalesce(CopyMI, SrcRC, SrcIdx, DstRC, DstIdx,

Completed in 28 milliseconds