HomeSort by: relevance | last modified time | path
    Searched refs:smu (Results 1 - 23 of 23) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/
smu_internal.h 30 #define smu_init_microcode(smu) \
31 ((smu)->ppt_funcs->init_microcode ? (smu)->ppt_funcs->init_microcode((smu)) : 0)
32 #define smu_init_smc_tables(smu) \
33 ((smu)->ppt_funcs->init_smc_tables ? (smu)->ppt_funcs->init_smc_tables((smu)) : 0)
34 #define smu_fini_smc_tables(smu) \
35 ((smu)->ppt_funcs->fini_smc_tables ? (smu)->ppt_funcs->fini_smc_tables((smu)) : 0
    [all...]
amdgpu_smu_v12_0.c 49 int smu_v12_0_send_msg_without_waiting(struct smu_context *smu,
52 struct amdgpu_device *adev = smu->adev;
58 int smu_v12_0_read_arg(struct smu_context *smu, uint32_t *arg)
60 struct amdgpu_device *adev = smu->adev;
66 int smu_v12_0_wait_for_response(struct smu_context *smu)
68 struct amdgpu_device *adev = smu->adev;
84 smu_v12_0_send_msg_with_param(struct smu_context *smu,
88 struct amdgpu_device *adev = smu->adev;
91 index = smu_msg_get_index(smu, msg);
95 ret = smu_v12_0_wait_for_response(smu);
    [all...]
amdgpu_smu.c 53 const char *smu_get_message_name(struct smu_context *smu, enum smu_message_type type)
56 return "unknown smu message";
66 const char *smu_get_feature_name(struct smu_context *smu, enum smu_feature_mask feature)
69 return "unknown smu feature";
73 size_t smu_sys_get_pp_feature_mask(struct smu_context *smu, char *buf)
83 mutex_lock(&smu->mutex);
85 ret = smu_feature_get_enabled_mask(smu, feature_mask, 2);
93 feature_index = smu_feature_get_index(smu, i);
103 smu_get_feature_name(smu, sort_feature[i]),
105 !!smu_feature_is_enabled(smu, sort_feature[i])
763 struct smu_context *smu = &adev->smu; local
797 struct smu_context *smu = &adev->smu; local
810 struct smu_context *smu = &adev->smu; local
894 struct smu_context *smu = &adev->smu; local
959 struct smu_context *smu = &adev->smu; local
1323 struct smu_context *smu = &adev->smu; local
1389 struct smu_context *smu = &adev->smu; local
1474 struct smu_context *smu = &adev->smu; local
1510 struct smu_context *smu = &adev->smu; local
1680 struct smu_context *smu = (struct smu_context*)(handle); local
    [all...]
amdgpu_smu_v11_0.c 66 static int smu_v11_0_send_msg_without_waiting(struct smu_context *smu,
69 struct amdgpu_device *adev = smu->adev;
74 int smu_v11_0_read_arg(struct smu_context *smu, uint32_t *arg)
76 struct amdgpu_device *adev = smu->adev;
82 static int smu_v11_0_wait_for_response(struct smu_context *smu)
84 struct amdgpu_device *adev = smu->adev;
100 smu_v11_0_send_msg_with_param(struct smu_context *smu,
104 struct amdgpu_device *adev = smu->adev;
107 index = smu_msg_get_index(smu, msg);
111 ret = smu_v11_0_wait_for_response(smu);
    [all...]
amdgpu_renoir_ppt.c 175 static int renoir_get_metrics_table(struct smu_context *smu,
178 struct smu_table_context *smu_table= &smu->smu_table;
181 mutex_lock(&smu->metrics_lock);
183 ret = smu_update_table(smu, SMU_TABLE_SMU_METRICS, 0,
186 pr_info("Failed to export SMU metrics table!\n");
187 mutex_unlock(&smu->metrics_lock);
194 mutex_unlock(&smu->metrics_lock);
199 static int renoir_tables_init(struct smu_context *smu, struct smu_table *tables)
201 struct smu_table_context *smu_table = &smu->smu_table;
230 static int renoir_get_dpm_clk_limited(struct smu_context *smu, enum smu_clk_type clk_type
    [all...]
amdgpu_navi10_ppt.c 304 static int navi10_get_workload_type(struct smu_context *smu, enum PP_SMC_POWER_PROFILE profile)
319 static bool is_asic_secure(struct smu_context *smu)
321 struct amdgpu_device *adev = smu->adev;
335 navi10_get_allowed_feature_mask(struct smu_context *smu,
338 struct amdgpu_device *adev = smu->adev;
393 if (smu->adev->pg_flags & AMD_PG_SUPPORT_MMHUB)
396 if (smu->adev->pg_flags & AMD_PG_SUPPORT_ATHUB)
399 if (smu->adev->pg_flags & AMD_PG_SUPPORT_VCN)
402 if (smu->adev->pg_flags & AMD_PG_SUPPORT_JPEG)
406 if (is_asic_secure(smu)) {
    [all...]
amdgpu_vega20_ppt.c 310 static int vega20_get_workload_type(struct smu_context *smu, enum PP_SMC_POWER_PROFILE profile)
325 static int vega20_tables_init(struct smu_context *smu, struct smu_table *tables)
327 struct smu_table_context *smu_table = &smu->smu_table;
355 static int vega20_allocate_dpm_context(struct smu_context *smu)
357 struct smu_dpm_context *smu_dpm = &smu->smu_dpm;
390 static int vega20_setup_od8_information(struct smu_context *smu)
393 struct smu_table_context *table_context = &smu->smu_table;
394 struct vega20_od8_settings *od8_settings = (struct vega20_od8_settings *)smu->od_settings;
466 static int vega20_store_powerplay_table(struct smu_context *smu)
469 struct smu_table_context *table_context = &smu->smu_table
    [all...]
amdgpu_arcturus_ppt.c 226 pr_warn("Unsupported SMU clk: %d\n", index);
257 pr_warn("Unsupported SMU table: %d\n", index);
273 pr_warn("Unsupported SMU power source: %d\n", index);
281 static int arcturus_get_workload_type(struct smu_context *smu, enum PP_SMC_POWER_PROFILE profile)
295 static int arcturus_tables_init(struct smu_context *smu, struct smu_table *tables)
297 struct smu_table_context *smu_table = &smu->smu_table;
323 static int arcturus_allocate_dpm_context(struct smu_context *smu)
325 struct smu_dpm_context *smu_dpm = &smu->smu_dpm;
359 arcturus_get_allowed_feature_mask(struct smu_context *smu,
372 arcturus_set_single_dpm_table(struct smu_context *smu,
2197 struct smu_context *smu = &adev->smu; local
2221 struct smu_context *smu = &adev->smu; local
    [all...]
navi10_ppt.h 57 extern void navi10_set_ppt_funcs(struct smu_context *smu);
renoir_ppt.h 28 extern void renoir_set_ppt_funcs(struct smu_context *smu);
arcturus_ppt.h 72 extern void arcturus_set_ppt_funcs(struct smu_context *smu);
vega20_ppt.h 179 extern void vega20_set_ppt_funcs(struct smu_context *smu);
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/
smu_v12_0.h 42 int smu_v12_0_send_msg_without_waiting(struct smu_context *smu,
45 int smu_v12_0_read_arg(struct smu_context *smu, uint32_t *arg);
47 int smu_v12_0_wait_for_response(struct smu_context *smu);
50 smu_v12_0_send_msg_with_param(struct smu_context *smu,
54 int smu_v12_0_check_fw_status(struct smu_context *smu);
56 int smu_v12_0_check_fw_version(struct smu_context *smu);
58 int smu_v12_0_powergate_sdma(struct smu_context *smu, bool gate);
60 int smu_v12_0_powergate_vcn(struct smu_context *smu, bool gate);
62 int smu_v12_0_powergate_jpeg(struct smu_context *smu, bool gate);
64 int smu_v12_0_set_gfx_cgpg(struct smu_context *smu, bool enable)
    [all...]
smu_v11_0.h 143 int smu_v11_0_init_microcode(struct smu_context *smu);
145 int smu_v11_0_load_microcode(struct smu_context *smu);
147 int smu_v11_0_init_smc_tables(struct smu_context *smu);
149 int smu_v11_0_fini_smc_tables(struct smu_context *smu);
151 int smu_v11_0_init_power(struct smu_context *smu);
153 int smu_v11_0_fini_power(struct smu_context *smu);
155 int smu_v11_0_check_fw_status(struct smu_context *smu);
157 int smu_v11_0_setup_pptable(struct smu_context *smu);
159 int smu_v11_0_get_vbios_bootup_values(struct smu_context *smu);
161 int smu_v11_0_get_clk_info_from_vbios(struct smu_context *smu);
    [all...]
amdgpu_smu.h 138 * Structure to hold a SMU Power State.
267 * uploading/downloading content from the SMU.
270 * SMU_MSG_TransferTableDram2Smu instructs SMU
414 int (*alloc_dpm_context)(struct smu_context *smu);
415 int (*store_powerplay_table)(struct smu_context *smu);
416 int (*check_powerplay_table)(struct smu_context *smu);
417 int (*append_powerplay_table)(struct smu_context *smu);
418 int (*get_smu_msg_index)(struct smu_context *smu, uint32_t index);
419 int (*get_smu_clk_index)(struct smu_context *smu, uint32_t index);
420 int (*get_smu_feature_index)(struct smu_context *smu, uint32_t index)
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/display/amdgpu_dm/
amdgpu_dm_pp_smu.c 48 struct smu_context *smu = &adev->smu; local
115 smu_display_configuration_change(smu,
354 } else if (adev->smu.ppt_funcs && adev->smu.ppt_funcs->get_clock_by_type) {
355 if (smu_get_clock_by_type(&adev->smu,
374 } else if (adev->smu.ppt_funcs && adev->smu.ppt_funcs->get_max_high_clocks) {
375 if (smu_get_max_high_clocks(&adev->smu, &validation_clks)) {
439 } else if (adev->smu.ppt_funcs && adev->smu.ppt_funcs->get_clock_by_type_with_latency)
724 struct smu_context *smu = &adev->smu; local
740 struct smu_context *smu = &adev->smu; local
756 struct smu_context *smu = &adev->smu; local
773 struct smu_context *smu = &adev->smu; local
795 struct smu_context *smu = &adev->smu; local
818 struct smu_context *smu = &adev->smu; local
831 struct smu_context *smu = &adev->smu; local
866 struct smu_context *smu = &adev->smu; local
885 struct smu_context *smu = &adev->smu; local
905 struct smu_context *smu = &adev->smu; local
924 struct smu_context *smu = &adev->smu; local
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_dpm.c 917 ret = smu_get_dpm_freq_range(&adev->smu, SMU_GFXCLK,
935 ret = smu_get_dpm_freq_range(&adev->smu, SMU_UCLK,
957 ret = smu_dpm_set_power_gate(&adev->smu, block_type, gate);
996 ret = smu_dpm_set_power_gate(&adev->smu, block_type, gate);
1004 ret = smu_dpm_set_power_gate(&adev->smu, block_type, gate);
1024 struct smu_context *smu = &adev->smu; local
1028 ret = smu_baco_enter(smu);
1044 struct smu_context *smu = &adev->smu; local
1081 struct smu_context *smu = &adev->smu; local
1101 struct smu_context *smu = &adev->smu; local
1117 struct smu_context *smu = &adev->smu; local
    [all...]
amdgpu_pm.c 116 ret = smu_read_sensor(&adev->smu, sensor, data, size);
179 if (adev->smu.ppt_funcs->get_current_power_state)
180 pm = smu_get_current_power_state(&adev->smu);
319 level = smu_get_performance_level(&adev->smu);
381 current_level = smu_get_performance_level(&adev->smu);
404 ret = smu_force_performance_level(&adev->smu, level);
449 ret = smu_get_power_num_states(&adev->smu, &data);
476 struct smu_context *smu = &adev->smu; local
488 pm = smu_get_current_power_state(smu);
    [all...]
amdgpu_nv.c 327 struct smu_context *smu = &adev->smu; local
329 if (smu_baco_is_support(smu))
338 struct smu_context *smu = &adev->smu; local
340 if (!amdgpu_sriov_vf(adev) && smu_baco_is_support(smu))
358 struct smu_context *smu = &adev->smu; local
363 ret = smu_baco_enter(smu);
366 ret = smu_baco_exit(smu);
    [all...]
amdgpu_ras_eeprom.c 232 ret = smu_i2c_eeprom_init(&adev->smu, &control->eeprom_accessor);
282 smu_i2c_eeprom_fini(&adev->smu, &control->eeprom_accessor);
amdgpu.h 886 /* smu */
887 struct smu_context smu; member in struct:amdgpu_device
amdgpu_gfx_v10_0.c 1827 * RLC will wait for handshake acks with SMU
1830 * RLC will not issue any message to SMU
1831 * hence no handshake between SMU & RLC
1842 /* TODO: enable rlc & smu handshake until smu
3739 * For gfx 10, rlc firmware loading relies on smu firmware is
3743 r = smu_load_microcode(&adev->smu);
3747 r = smu_check_fw_status(&adev->smu);
  /src/sys/arch/macppc/dev/
smu.c 179 CFATTACH_DECL_NEW(smu, sizeof(struct smu_softc),
189 if (strcmp(ca->ca_name, "smu") == 0)
369 node = of_getnode_byname(sc->sc_node, "smu-i2c-control");
427 sensors = OF_finddevice("/smu/sensors");
459 smu_iicbus_print(void *aux, const char *smu)
463 if (smu)
464 aprint_normal("%s at %s", ca->ca_name, smu);
811 SYSCTL_SETUP(smu_sysctl_setup, "SMU sysctl subtree setup")

Completed in 50 milliseconds