HomeSort by: relevance | last modified time | path
    Searched refs:smu_feature_is_enabled (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/
amdgpu_vega20_ppt.c 734 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) {
750 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT)) {
766 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) {
782 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_VCE_BIT)) {
797 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_UVD_BIT)) {
812 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_UVD_BIT)) {
827 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT)) {
843 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT)) {
858 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT)) {
873 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT))
    [all...]
amdgpu_arcturus_ppt.c 433 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) {
448 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT)) {
463 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) {
478 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_FCLK_BIT)) {
750 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT) &&
765 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT) &&
780 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT) &&
1093 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_GFXCLK_BIT))
1099 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT))
1105 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)
    [all...]
amdgpu_smu_v11_0.c 931 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT) &&
999 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) {
1010 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) {
1021 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT)) {
1107 if (!smu_feature_is_enabled(smu, SMU_FEATURE_PPT_BIT)) {
1327 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT) ||
1328 smu_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) {
1395 if (!smu_feature_is_enabled(smu, SMU_FEATURE_FAN_CONTROL_BIT))
1660 !smu_feature_is_enabled(smu, SMU_FEATURE_BACO_BIT))
amdgpu_renoir_ppt.c 351 if (smu_feature_is_enabled(smu, SMU_FEATURE_VCN_PG_BIT)) {
358 if (smu_feature_is_enabled(smu, SMU_FEATURE_VCN_PG_BIT)) {
376 if (smu_feature_is_enabled(smu, SMU_FEATURE_JPEG_PG_BIT)) {
383 if (smu_feature_is_enabled(smu, SMU_FEATURE_JPEG_PG_BIT)) {
457 if (!smu_feature_is_enabled(smu, clk_feature_map[i].feature))
amdgpu_smu.c 105 !!smu_feature_is_enabled(smu, sort_feature[i]) ?
416 if(!smu_feature_is_enabled(smu, feature_id)) {
503 *(uint32_t *)data = smu_feature_is_enabled(smu, SMU_FEATURE_DPM_UVD_BIT) ? 1 : 0;
507 *(uint32_t *)data = smu_feature_is_enabled(smu, SMU_FEATURE_DPM_VCE_BIT) ? 1 : 0;
679 int smu_feature_is_enabled(struct smu_context *smu, enum smu_feature_mask mask) function in typeref:typename:int
1481 baco_feature_is_enabled = smu_feature_is_enabled(smu, SMU_FEATURE_BACO_BIT);
2019 smu_feature_is_enabled(smu, SMU_FEATURE_DPM_DCEFCLK_BIT) &&
2020 smu_feature_is_enabled(smu, SMU_FEATURE_DPM_SOCCLK_BIT)) {
amdgpu_navi10_ppt.c 672 if (smu_feature_is_enabled(smu, SMU_FEATURE_VCN_PG_BIT)) {
679 if (smu_feature_is_enabled(smu, SMU_FEATURE_VCN_PG_BIT)) {
697 if (smu_feature_is_enabled(smu, SMU_FEATURE_JPEG_PG_BIT)) {
704 if (smu_feature_is_enabled(smu, SMU_FEATURE_JPEG_PG_BIT)) {
1058 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) {
1488 if (smu_feature_is_enabled(smu, SMU_FEATURE_DPM_UCLK_BIT)) {
1861 if (smu_feature_is_enabled(smu, SMU_FEATURE_PPT_BIT)) {
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/
amdgpu_smu.h 664 extern int smu_feature_is_enabled(struct smu_context *smu,

Completed in 41 milliseconds