HomeSort by: relevance | last modified time | path
    Searched refs:ta0 (Results 1 - 12 of 12) sorted by relevancy

  /src/common/lib/libc/arch/mips/gen/
byte_swap_8.S 75 dsrl ta0, a0, 32 # ta0 = 0x00000000ffeeddcc
77 or a1, ta0, ta1 # a1 = 0xbbaa9988ffeeddcc
79 and ta0, a1, t0 # ta0 = 0x000099880000ddcc
82 dsll a2, ta0, 16 # a2 = 0x99880000ddcc0000
85 and ta0, a2, t2 # ta0 = 0x008800aa00cc00ee
88 dsll v0, ta0, 8 # v0 = 0x8800aa00cc00ee00
100 sll ta0, a0, 24 # ta0 = 0xff00000
    [all...]
  /src/lib/libc/arch/mips/gen/
ldexp.S 95 srl ta0, v0, 16
96 bne ta0, zero, 1f
100 srl ta0, v0, 24
101 bne ta0, zero, 1f
105 srl ta0, v0, 28
106 bne ta0, zero, 1f
110 srl ta0, v0, 30
111 bne ta0, zero, 1f
115 srl ta0, v0, 31
116 bne ta0, zero, 1
    [all...]
  /src/sys/arch/mips/include/
regdef.h 92 * Because they overlap with the last 4 arg regs in the new ABI, ta0-ta3
96 #define ta0 $8 macro
101 #define ta0 $12 macro
  /src/sys/arch/playstation2/playstation2/
locore_machdep.S 74 nor ta0, zero, t3
75 xor ta0, ta0, t0
77 or t0, t3, ta0
79 and ta0, t0, a3 /* DMAC */
81 sw ta0, 0(a2)
135 lw ta0, 8(t7) # dst
137 addu t5, ta0, t2 # dst + sz
139 sw t3, 0(ta0)
140 addiu ta0, ta0,
    [all...]
  /src/sys/arch/mips/mips/
fp.S 875 xor ta0, ta0, 1 # negate FT sign bit
887 bne t0, ta0, invalid_s # both infinities same sign?
908 or t0, t0, ta0 # compute result sign
911 and t0, t0, ta0 # compute result sign
957 bne t0, ta0, 1f # if signs differ, subtract
967 or t0, t0, ta0 # compute result sign
970 and t0, t0, ta0 # compute result sign
979 move t0, ta0 # sign of result = FTs
991 xor ta0, ta0, 1 # negate sign bi
    [all...]
locore_mips1.S 244 REG_S ta0, TF_BASE+TF_REG_TA0(sp)
361 REG_L ta0, TF_BASE+TF_REG_TA0(sp)
435 REG_S ta0, TF_BASE+TF_REG_TA0(sp)
452 _MFC0 ta0, MIPS_COP_0_EXC_PC # grab exception PC
454 REG_S ta0, TF_BASE+TF_REG_EPC(sp) # and save it
457 REG_S ta0, KERNFRAME_RA(sp) # for debugging
517 move a1, ta0 # 2nd arg is exception PC
643 REG_S ta0, CALLFRAME_SIZ+TF_REG_TA0(k0)
747 REG_S ta0, CALLFRAME_SIZ+TF_REG_TA0(k0) # $12
760 _MFC0 ta0, MIPS_COP_0_EXC_P
    [all...]
mipsX_subr.S 747 REG_S ta0, TF_BASE+TF_REG_TA0(sp)
895 REG_L ta0, TF_BASE+TF_REG_TA0(sp)
975 REG_S ta0, TF_BASE+TF_REG_TA0(sp)
1105 REG_S ta0, TF_BASE+TF_REG_TA0(sp)
1124 _MFC0 ta0, MIPS_COP_0_EXC_PC # grab exception PC
1126 REG_S ta0, TF_BASE+TF_REG_EPC(sp) # and save it
1129 REG_S ta0, KERNFRAME_RA(sp) # for debugging
1185 move a1, ta0 # 2nd arg is exception PC
1388 REG_S ta0, CALLFRAME_SIZ+TF_REG_TA0(k0)
1499 REG_S ta0, CALLFRAME_SIZ+TF_REG_TA0(k0) # $
    [all...]
cache_r4k_subr.S 98 move ta0, ra # save return address
110 move ra, ta0 # restore return address
lock_stubs_llsc.S 263 sltu v0, ta2, ta0 # v0 = cpl < mtx_ipl
bds_emul.S 203 move ta0, t0 # result
213 xor ta1, ta0 /* result have same signedness as source? */
565 move ta0, v0
locore.S 796 REG_L ta0, (4*SZREG)(a1)
806 REG_S ta0, (4*SZREG)(a0)
  /src/sys/dev/arcbios/
arcbios_calls.S 83 INT_L ta0, CALLFRAME2_SIZ+16(sp) # load 5th arg
87 INT_S ta0, 16(sp) # save 5th arg on stack (o32)

Completed in 19 milliseconds