HomeSort by: relevance | last modified time | path
    Searched refs:tex (Results 1 - 12 of 12) sorted by relevancy

  /src/sys/external/bsd/drm/dist/shared-core/
mga_state.c 127 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[0]; local
132 DMA_BLOCK(MGA_TEXCTL2, tex->texctl2,
133 MGA_TEXCTL, tex->texctl,
134 MGA_TEXFILTER, tex->texfilter,
135 MGA_TEXBORDERCOL, tex->texbordercol);
137 DMA_BLOCK(MGA_TEXORG, tex->texorg,
138 MGA_TEXORG1, tex->texorg1,
139 MGA_TEXORG2, tex->texorg2,
140 MGA_TEXORG3, tex->texorg3);
142 DMA_BLOCK(MGA_TEXORG4, tex->texorg4
158 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[0]; local
202 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[1]; local
426 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[unit]; local
    [all...]
radeon_state.c 450 drm_radeon_texture_regs_t * tex,
553 &tex[0].pp_txoffset)) {
560 OUT_RING(tex[0].pp_txfilter);
561 OUT_RING(tex[0].pp_txformat);
562 OUT_RING(tex[0].pp_txoffset);
563 OUT_RING(tex[0].pp_txcblend);
564 OUT_RING(tex[0].pp_txablend);
565 OUT_RING(tex[0].pp_tfactor);
567 OUT_RING(tex[0].pp_border_color);
573 &tex[1].pp_txoffset))
2405 drm_radeon_texture_t *tex = data; local
    [all...]
r128_state.c 178 drm_r128_texture_regs_t *tex = &sarea_priv->tex_state[0]; local
187 OUT_RING(tex->tex_cntl);
188 OUT_RING(tex->tex_combine_cntl);
191 OUT_RING(tex->tex_offset[i]);
196 OUT_RING(tex->tex_border_color);
204 drm_r128_texture_regs_t *tex = &sarea_priv->tex_state[1]; local
212 OUT_RING(tex->tex_cntl);
213 OUT_RING(tex->tex_combine_cntl);
215 OUT_RING(tex->tex_offset[i]);
219 OUT_RING(tex->tex_border_color)
    [all...]
r600_cp.c 2364 drm_radeon_texture_t * tex,
2374 if (!radeon_check_offset(dev_priv, tex->offset)) {
2380 if (!radeon_check_offset(dev_priv, tex->offset + tex->height * tex->pitch - 1)) {
2385 size = tex->height * tex->pitch;
2390 dst_offset = tex->offset;
2400 if (DRM_COPY_TO_USER(tex->image, image, sizeof(*image)))
radeon_drm.h 422 drm_radeon_texture_regs_t tex[RADEON_MAX_TEXTURE_UNITS]; member in struct:__anon4256
radeon_drv.h 526 drm_radeon_texture_t * tex,
  /src/sys/external/bsd/drm2/dist/drm/mga/
mga_state.c 124 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[0]; local
129 DMA_BLOCK(MGA_TEXCTL2, tex->texctl2,
130 MGA_TEXCTL, tex->texctl,
131 MGA_TEXFILTER, tex->texfilter,
132 MGA_TEXBORDERCOL, tex->texbordercol);
134 DMA_BLOCK(MGA_TEXORG, tex->texorg,
135 MGA_TEXORG1, tex->texorg1,
136 MGA_TEXORG2, tex->texorg2, MGA_TEXORG3, tex->texorg3);
138 DMA_BLOCK(MGA_TEXORG4, tex->texorg4
152 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[0]; local
192 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[1]; local
408 drm_mga_texture_regs_t *tex = &sarea_priv->tex_state[unit]; local
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/r128/
r128_state.c 189 drm_r128_texture_regs_t *tex = &sarea_priv->tex_state[0]; local
198 OUT_RING(tex->tex_cntl);
199 OUT_RING(tex->tex_combine_cntl);
202 OUT_RING(tex->tex_offset[i]);
206 OUT_RING(tex->tex_border_color);
214 drm_r128_texture_regs_t *tex = &sarea_priv->tex_state[1]; local
222 OUT_RING(tex->tex_cntl);
223 OUT_RING(tex->tex_combine_cntl);
225 OUT_RING(tex->tex_offset[i]);
228 OUT_RING(tex->tex_border_color)
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/via/
via_verifier.c 311 uint32_t *addr, *pitch, *height, tex; local
321 &(cur_seq->t_addr[tex = cur_seq->texture][start]);
322 pitch = &(cur_seq->pitch[tex][start]);
323 height = &(cur_seq->height[tex][start]);
324 npot = cur_seq->tex_npot[tex];
  /src/sys/arch/arm/arm32/
db_machdep.c 263 tlb_print_common_header(" S TEX C B");
302 const u_int tex = __SHIFTOUT(d, ARM_A5_TLBDATA_TEX); local
307 db_printf(" %c %d %c %c\n", (s_p ? 'S' : '-'), tex,
  /src/sys/external/bsd/drm2/dist/drm/vmwgfx/device_include/
svga3d_dx.h 926 } tex; /* 1d, 2d, 3d, cube */ member in union:__anon5662::__anon5663
987 } tex; /* 1d, 2d, cube */ member in union:SVGA3dRenderTargetViewDesc::__anon5668
  /src/sys/external/bsd/drm2/dist/include/uapi/drm/
radeon_drm.h 431 drm_radeon_texture_regs_t tex[RADEON_MAX_TEXTURE_UNITS]; member in struct:__anon5982

Completed in 43 milliseconds