HomeSort by: relevance | last modified time | path
    Searched refs:tf_srr1 (Results 1 - 20 of 20) sorted by relevancy

  /src/sys/arch/powerpc/include/
userret.h 63 KASSERTMSG((tf->tf_srr1 & PSL_PR) != 0,
65 tf, tf->tf_srr1);
66 KASSERTMSG((tf->tf_srr1 & PSL_FP) == 0
69 tf, tf->tf_srr1, l->l_cpu->ci_data.cpu_pcu_curlwp[PCU_FPU], l);
72 tf->tf_srr1 &= (PSL_USERSRR1|PSL_FP|PSL_VEC);
80 tf->tf_srr1 |= l->l_md.md_flags & PSL_VEC;
88 if (__predict_false(tf->tf_srr1 & PSL_SE)) {
89 tf->tf_srr1 &= ~PSL_SE;
frame.h 151 #define tf_srr1 tf_cf.cf_srr1 macro
  /src/sys/arch/powerpc/booke/
trap.c 103 return (tf->tf_srr1 & PSL_PR) != 0;
135 return (tf->tf_srr1 & psl_mask)
148 pmap_segtab_t * const stb = stbs[(tf->tf_srr1 / psl_mask) & 1];
463 tf->tf_srr0, tf->tf_srr1, tf->tf_esr,
553 KASSERT((tf->tf_srr1 & PSL_SE) == 0);
653 tf, tf->tf_exc, tf->tf_srr0, tf->tf_srr1, tf->tf_esr, tf->tf_dear);
711 tf->tf_srr1 = fb->fb_msr;
740 tf->tf_srr0, tf->tf_srr1, tf->tf_lr);
770 if (usertrap && (tf->tf_srr1 & (PSL_DS|PSL_IS)) != (PSL_DS|PSL_IS)) {
773 trap_names[trap_code], tf->tf_srr1);
    [all...]
spe.c 110 l->l_md.md_utf->tf_srr1 |= PSL_SPV;
145 l->l_md.md_utf->tf_srr1 &= ~PSL_SPV;
e500_timer.c 142 tf->tf_srr1 &= ~PSL_POW; /* make cpu_idle exit */
e500_intr.c 906 panic("%s: srr0/srr1=%#lx/%#lx", __func__, tf->tf_srr0, tf->tf_srr1);
912 panic("%s: srr0/srr1=%#lx/%#lx", __func__, tf->tf_srr0, tf->tf_srr1);
918 panic("%s: srr0/srr1=%#lx/%#lx", __func__, tf->tf_srr0, tf->tf_srr1);
931 __func__, tf, mftb(), tf->tf_srr0, tf->tf_srr1,
951 curlwp->l_proc->p_comm, tf->tf_srr0, tf->tf_srr1, tf);
1086 if (__predict_false(tf->tf_srr1 & PSL_POW) && ci->ci_want_resched)
1087 tf->tf_srr1 &= ~PSL_POW;
booke_machdep.c 566 KASSERT(tf->tf_srr1 & PSL_DE);
  /src/sys/arch/powerpc/powerpc/
db_trace.c 226 R(&tf->tf_srr1) & PSL_PR ? "user" : "kernel");
293 if (in_kernel && (R(&tf->tf_srr1) & PSL_PR) == 0) {
298 (*pr)("%p: srr1=%#x\n", lr, R(&tf->tf_srr1));
301 diff, R(&tf->tf_srr1));
326 in_kernel = !(R(&tf->tf_srr1) & PSL_PR);
compat_13_machdep.c 103 tf->tf_srr1 = sc.sc_frame.srr1;
trap.c 98 const bool usertrap = (tf->tf_srr1 & PSL_PR);
122 tf->tf_srr1 &= ~PSL_SE;
294 tf->tf_srr0, tf->tf_srr1, tf->tf_lr);
332 tf->tf_srr0, tf->tf_srr1);
384 tf->tf_srr0, tf->tf_srr1);
401 p->p_pid, p->p_comm, tf->tf_srr0, tf->tf_srr1);
413 if (tf->tf_srr1 & 0x00020000) { /* Bit 14 is set if trap */
431 if (tf->tf_srr1 & 0x100000) {
434 } else if (tf->tf_srr1 & 0x40000) {
448 p->p_comm, tf->tf_srr0, tf->tf_srr1);
    [all...]
syscall.c 72 tf->tf_srr1 &= ~(PSL_FP|PSL_VEC); /* Disable FP & AltiVec, as we can't
fpu.c 94 l->l_md.md_utf->tf_srr1 |= PSL_FP|(pcb->pcb_flags & (PCB_FE0|PCB_FE1));
123 l->l_md.md_utf->tf_srr1 &= ~PSL_FP;
sig_machdep.c 187 gr[_REG_MSR] = tf->tf_srr1 & PSL_USERSRR1;
260 tf->tf_srr1 = (gr[_REG_MSR] & PSL_USERMOD) | PSL_USERSET;
compat_16_machdep.c 124 utf->srr1 = tf->tf_srr1 & PSL_USERSRR1;
246 tf->tf_srr1 = utf->srr1;
powerpc_machdep.c 159 tf->tf_srr1 = PSL_MBO | PSL_USERSET;
775 register_t msr = tf->tf_srr1 & PSL_USERSRR1;
824 if (tf->tf_srr1 & PSL_FP) {
825 tf->tf_srr1 &= ~(PSL_FE0|PSL_FE1);
826 tf->tf_srr1 |= msr & (PSL_FE0|PSL_FE1);
db_interface.c 181 if ((tf->tf_srr1 & PSL_PR) == 0)
184 if ((tf->tf_srr1 & PSL_PR) == 0 &&
187 (tf->tf_exc == EXC_PGM && (tf->tf_srr1 & 0x20000)) ||
191 if (type == EXC_PGM && (tf->tf_srr1 & 0x20000)) {
236 DDB_REGS->msr = tf->tf_srr1;
277 tf->tf_srr1 = DDB_REGS->msr;
618 tf->tf_srr0, tf->tf_srr1, tf->tf_dear, tf->tf_esr);
process_machdep.c 140 tf->tf_srr1 |= PSL_SE;
142 tf->tf_srr1 &= ~PSL_SE;
  /src/sys/arch/powerpc/oea/
altivec.c 113 l->l_md.md_utf->tf_srr1 |= PSL_VEC;
155 l->l_md.md_utf->tf_srr1 &= ~PSL_VEC;
  /src/sys/compat/linux/arch/powerpc/
linux_machdep.c 169 linux_regs.lmsr = tf->tf_srr1 & PSL_USERSRR1;
319 tf->tf_srr1 = lregs->lmsr;
413 tf->tf_srr1 = lregs->lmsr;
  /src/sys/arch/powerpc/ibm4xx/
trap.c 152 if (tf->tf_srr1 & PSL_PR) {
215 tf->tf_srr1 |= PSL_IR; /* Re-enable IMMU */
372 tf->tf_srr1 |= PSL_IR; /* Re-enable IMMU */

Completed in 45 milliseconds