HomeSort by: relevance | last modified time | path
    Searched refs:tg_inst (Results 1 - 8 of 8) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/
amdgpu_dce_hwseq.c 173 unsigned int tg_inst)
176 REG_UPDATE(PIXEL_RATE_CNTL[tg_inst],
182 REG_UPDATE_2(PHYPLL_PIXEL_RATE_CNTL[tg_inst],
186 REG_UPDATE(PIXEL_RATE_CNTL[tg_inst],
192 REG_UPDATE_2(PIXEL_RATE_CNTL[tg_inst],
196 if (REG(PHYPLL_PIXEL_RATE_CNTL[tg_inst]))
197 REG_UPDATE(PHYPLL_PIXEL_RATE_CNTL[tg_inst],
200 DC_ERR("Unknown clock source. clk_src id: %d, TG_inst: %d",
201 clk_src->id, tg_inst);
amdgpu_dce_stream_encoder.c 1595 int tg_inst, bool enable)
1598 REG_UPDATE(DIG_FE_CNTL, DIG_STEREOSYNC_SELECT, tg_inst);
1604 int tg_inst)
1608 REG_UPDATE(DIG_FE_CNTL, DIG_SOURCE_SELECT, tg_inst);
1614 uint32_t tg_inst = 0; local
1617 REG_GET(DIG_FE_CNTL, DIG_SOURCE_SELECT, &tg_inst);
1619 return tg_inst;
dce_hwseq.h 835 unsigned int tg_inst);
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/hw/
stream_encoder.h 198 int tg_inst,
206 int tg_inst);
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
amdgpu_dcn10_stream_encoder.c 1532 int tg_inst, bool enable)
1535 REG_UPDATE(DIG_FE_CNTL, DIG_STEREOSYNC_SELECT, tg_inst);
1541 int tg_inst)
1545 REG_UPDATE(DIG_FE_CNTL, DIG_SOURCE_SELECT, tg_inst);
1551 uint32_t tg_inst = 0; local
1554 REG_GET(DIG_FE_CNTL, DIG_SOURCE_SELECT, &tg_inst);
1556 return tg_inst;
dcn10_stream_encoder.h 562 int tg_inst, bool enable);
594 int tg_inst);
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/core/
amdgpu_dc_resource.c 1888 unsigned int i, inst, tg_inst = 0; local
1901 tg_inst = pool->stream_enc[i]->funcs->dig_source_otg(
1907 // tg_inst not found
1911 if (tg_inst >= pool->timing_generator_count)
1914 if (!res_ctx->pipe_ctx[tg_inst].stream) {
1915 struct pipe_ctx *pipe_ctx = &res_ctx->pipe_ctx[tg_inst];
1917 pipe_ctx->stream_res.tg = pool->timing_generators[tg_inst];
1918 pipe_ctx->plane_res.mi = pool->mis[tg_inst];
1919 pipe_ctx->plane_res.hubp = pool->hubps[tg_inst];
1920 pipe_ctx->plane_res.ipp = pool->ipps[tg_inst];
    [all...]
amdgpu_dc.c 1055 unsigned int i, enc_inst, tg_inst = 0; local
1076 tg_inst = dc->res_pool->stream_enc[i]->funcs->dig_source_otg(
1082 // tg_inst not found
1086 if (tg_inst >= dc->res_pool->timing_generator_count)
1089 tg = dc->res_pool->timing_generators[tg_inst];
1138 tg_inst, &pix_clk_100hz);

Completed in 28 milliseconds