HomeSort by: relevance | last modified time | path
    Searched refs:ucMiscInfo (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_atombios_crtc.c 641 args.v3.ucMiscInfo = PIXEL_CLOCK_MISC_CRTC_SEL_CRTC2;
643 args.v3.ucMiscInfo = PIXEL_CLOCK_MISC_CRTC_SEL_CRTC1;
645 args.v3.ucMiscInfo |= PIXEL_CLOCK_MISC_REF_DIV_SRC;
656 args.v5.ucMiscInfo = 0; /* HDMI depth, etc. */
659 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_REF_DIV_SRC;
664 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_24BPP;
668 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_32BPP;
672 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_30BPP;
686 args.v6.ucMiscInfo = 0; /* HDMI depth, etc. */
690 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_REF_DIV_SRC
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/bios/
amdgpu_command_table.c 984 params->ucMiscInfo |= PIXEL_CLOCK_MISC_FORCE_PROG_PPLL;
987 params->ucMiscInfo |= PIXEL_CLOCK_MISC_USE_ENGINE_FOR_DISPCLK;
990 params->ucMiscInfo |= PIXEL_CLOCK_MISC_CRTC_SEL_CRTC2;
1053 clk.sPCLKInput.ucMiscInfo |=
1057 clk.sPCLKInput.ucMiscInfo |=
1060 /* clkV5.ucMiscInfo bit[3:2]= HDMI panel bit depth: =0: 24bpp
1129 clk.sPCLKInput.ucMiscInfo |=
1134 clk.sPCLKInput.ucMiscInfo |=
1138 /* clkV6.ucMiscInfo bit[3:2]= HDMI panel bit depth: =0:
1193 clk.ucMiscInfo |= PIXEL_CLOCK_V7_MISC_FORCE_PROG_PPLL
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_atombios_crtc.c 887 args.v3.ucMiscInfo = PIXEL_CLOCK_MISC_CRTC_SEL_CRTC2;
889 args.v3.ucMiscInfo = PIXEL_CLOCK_MISC_CRTC_SEL_CRTC1;
891 args.v3.ucMiscInfo |= PIXEL_CLOCK_MISC_REF_DIV_SRC;
902 args.v5.ucMiscInfo = 0; /* HDMI depth, etc. */
904 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_REF_DIV_SRC;
909 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_24BPP;
913 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_32BPP;
917 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_30BPP;
931 args.v6.ucMiscInfo = 0; /* HDMI depth, etc. */
933 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_REF_DIV_SRC
    [all...]
atombios.h 1559 //ucMiscInfo:
1575 UCHAR ucMiscInfo; // Different bits for different purpose, bit [7:4] as device index, bit[0]=Force prog
1598 //ucMiscInfo: also changed, see below
1626 UCHAR ucMiscInfo; // bit[0]=Force program, bit[1]= set pclk for VGA, b[2]= CRTC sel
1651 UCHAR ucMiscInfo; // bit[0]= Force program PPLL
1699 UCHAR ucMiscInfo; // bit[0]= Force program PPLL
3920 // definitions for ATOM_COMPONENT_VIDEO_INFO.ucMiscInfo (bit vector)
3962 UCHAR ucMiscInfo;
3979 UCHAR ucMiscInfo;
  /src/sys/external/bsd/drm2/dist/drm/amd/include/
atombios.h 1834 //ucMiscInfo:
1850 UCHAR ucMiscInfo; // Different bits for different purpose, bit [7:4] as device index, bit[0]=Force prog
1873 //ucMiscInfo: also changed, see below
1901 UCHAR ucMiscInfo; // bit[0]=Force program, bit[1]= set pclk for VGA, b[2]= CRTC sel
1927 UCHAR ucMiscInfo; // bit[0]= Force program PPLL
1975 UCHAR ucMiscInfo; // bit[0]= Force program PPLL
2025 UCHAR ucMiscInfo; // bit[0]= Force program PLL for pixclk
2037 //ucMiscInfo
4412 // definitions for ATOM_COMPONENT_VIDEO_INFO.ucMiscInfo (bit vector)
4454 UCHAR ucMiscInfo;
    [all...]

Completed in 69 milliseconds