HomeSort by: relevance | last modified time | path
    Searched refs:ucPllCntlFlag (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_ppatomctrl.c 277 (uint32_t)(mpll_parameters.ucPllCntlFlag &
280 (uint32_t)((mpll_parameters.ucPllCntlFlag &
283 (uint32_t)((mpll_parameters.ucPllCntlFlag &
286 (uint32_t)((mpll_parameters.ucPllCntlFlag &
407 pll_patameters.ucPllCntlFlag;
477 pll_patameters.ucPllCntlFlag;
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_atombios.c 1083 dividers->flags = args.v6_out.ucPllCntlFlag;
1126 (args.ucPllCntlFlag & MPLL_CNTL_FLAG_VCO_MODE_MASK);
1128 (args.ucPllCntlFlag & MPLL_CNTL_FLAG_BYPASS_DQ_PLL) ? 1 : 0;
1130 (args.ucPllCntlFlag & MPLL_CNTL_FLAG_QDR_ENABLE) ? 1 : 0;
1132 (args.ucPllCntlFlag & MPLL_CNTL_FLAG_AD_HALF_RATE) ? 1 : 0;
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_atombios.c 2939 dividers->flags = args.v6_out.ucPllCntlFlag;
2982 (args.ucPllCntlFlag & MPLL_CNTL_FLAG_VCO_MODE_MASK);
2984 (args.ucPllCntlFlag & MPLL_CNTL_FLAG_BYPASS_DQ_PLL) ? 1 : 0;
2986 (args.ucPllCntlFlag & MPLL_CNTL_FLAG_QDR_ENABLE) ? 1 : 0;
2988 (args.ucPllCntlFlag & MPLL_CNTL_FLAG_AD_HALF_RATE) ? 1 : 0;
atombios.h 529 UCHAR ucPllCntlFlag; //Output Flags: control flag
533 //ucPllCntlFlag
552 UCHAR ucPllCntlFlag; //Output:
559 // definition of ucPllCntlFlag
  /src/sys/external/bsd/drm2/dist/drm/amd/include/
atombios.h 564 UCHAR ucPllCntlFlag; //Output Flags: control flag
568 //ucPllCntlFlag
614 UCHAR ucPllCntlFlag; //Output:
621 // definition of ucPllCntlFlag

Completed in 94 milliseconds