HomeSort by: relevance | last modified time | path
    Searched refs:uclk (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/
amdgpu_smu_v11_0.c 535 smu->smu_table.boot_values.uclk = v_3_1->bootup_mclk_in10khz;
550 smu->smu_table.boot_values.uclk = v_3_3->bootup_mclk_in10khz;
992 max_sustainable_clocks->uclock = smu->smu_table.boot_values.uclk / 100;
1004 pr_err("[%s] failed to get max UCLK from SMC!",
amdgpu_arcturus_ppt.c 142 CLK_MAP(UCLK, PPCLK_UCLK),
472 single_dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100;
1091 * But this is available for gfxclk/uclk/socclk.
1419 "UCLK",
1479 case 1: /* Uclk */
amdgpu_smu.c 294 clock_limit = smu->smu_table.boot_values.uclk;
amdgpu_vega20_ppt.c 163 CLK_MAP(UCLK, PPCLK_UCLK),
775 single_dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100;
1854 "UCLK",
1929 case 2: /* Uclk */
2041 pr_err("[%s] Set hard min uclk failed!", __func__);
2061 pr_err("Failed to set uclk to highest dpm level");
2147 /* honour DAL's UCLK Hardmin */
2274 pr_err("[%s] Set hard min uclk failed!", __func__);
  /src/sys/dev/pci/cxgb/
cxgb_common.h 348 unsigned int uclk; member in struct:vpd_params
cxgb_t3_hw.c 521 VPD_ENTRY(uclk, 6); /* uP clk */
657 p->uclk = simple_strtoul(vpd.uclk_data, NULL, 10);
3481 t3_write_reg(adapter, A_CIM_HOST_ACC_DATA, vpd->uclk | fw_params);
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/
amdgpu_smu.h 215 uint32_t uclk; member in struct:smu_bios_boot_up_values

Completed in 22 milliseconds