HomeSort by: relevance | last modified time | path
    Searched refs:vaddr0 (Results 1 - 8 of 8) sorted by relevancy

  /src/sys/dev/pci/
if_ntwoc_pci.c 635 u_int8_t *vaddr0; local
644 vaddr0 = sc->scu_dma_addr;
669 scp0->sp_txdesc = (sca_desc_t *)vaddr0;
677 scp0->sp_rxdesc = (sca_desc_t *)(vaddr0 + addroff);
682 scp1->sp_txdesc = (sca_desc_t *)(vaddr0 + addroff);
686 scp1->sp_rxdesc = (sca_desc_t *)(vaddr0 + addroff);
695 scp0->sp_txbuf = vaddr0 + addroff;
703 scp0->sp_rxbuf = vaddr0 + addroff;
708 scp1->sp_txbuf = vaddr0 + addroff;
712 scp1->sp_rxbuf = vaddr0 + addroff
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/MCTargetDesc/
SIMCCodeEmitter.cpp 325 int vaddr0 = AMDGPU::getNamedOperandIdx(MI.getOpcode(), local
326 AMDGPU::OpName::vaddr0);
329 assert(vaddr0 >= 0 && srsrc > vaddr0);
330 unsigned NumExtraAddrs = srsrc - vaddr0 - 1;
334 OS.write((uint8_t)getMachineOpValue(MI, MI.getOperand(vaddr0 + 1 + i),
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
GCNNSAReassign.cpp 166 AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::vaddr0);
276 AMDGPU::getNamedOperandIdx(MI->getOpcode(), AMDGPU::OpName::vaddr0);
SILoadStoreOptimizer.cpp 344 AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::vaddr0) == -1)
441 int VAddr0Idx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::vaddr0);
541 AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::vaddr0) + J;
SIShrinkInstructions.cpp 225 AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::vaddr0);
SIInstrInfo.cpp 348 int VAddr0Idx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::vaddr0);
4201 AMDGPU::OpName::vaddr0);
7134 int VAddr0Idx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::vaddr0);
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/Disassembler/
AMDGPUDisassembler.cpp 589 AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::vaddr0);
687 AMDGPU::getNamedOperandIdx(MI.getOpcode(), AMDGPU::OpName::vaddr0);
785 unsigned VAddr0 = MI.getOperand(VAddr0Idx).getReg();
786 unsigned VAddrSub0 = MRI.getSubReg(VAddr0, AMDGPU::sub0);
787 VAddr0 = (VAddrSub0 != 0) ? VAddrSub0 : VAddr0;
790 NewVAddr0 = MRI.getMatchingSuperReg(VAddr0, AMDGPU::sub0,
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/AsmParser/
AMDGPUAsmParser.cpp 3421 int VAddr0Idx = AMDGPU::getNamedOperandIdx(Opc, AMDGPU::OpName::vaddr0);

Completed in 35 milliseconds