/src/sys/arch/evbmips/loongson/dev/ |
glxvar.h | 22 void wrmsr(uint, uint64_t);
|
glx.c | 134 wrmsr(GCSC_DIVIL_BALL_OPTS, msr | 0x01); 142 wrmsr(GCSC_PIC_YSEL_LOW, msr); 150 wrmsr(GCSC_PIC_YSEL_HIGH, msr); 157 wrmsr(GCSC_PIC_IRQM_PRIM, msr); 165 wrmsr(GCSC_PIC_IRQM_LPC, msr); 168 wrmsr(GCSC_PIC_ZSEL_LOW, 0); 169 wrmsr(GCSC_PIC_ZSEL_HIGH, 0); 195 wrmsr(uint msr, uint64_t value) function in typeref:typename:void 201 panic("wrmsr invoked before glx initialization"); 437 wrmsr(pcib_bar_msr[index], msr) [all...] |
gcscpcib_pci.c | 107 wrmsr(msr, v);
|
/src/share/man/man9/man9.x86/ |
Makefile | 12 rdmsr.9 wrmsr.9
|
/src/sys/arch/x86/include/ |
cpu_msr.h | 60 wrmsr(msrdat->msr_type, msr);
|
/src/sys/arch/amd64/acpi/ |
acpi_wakeup_low.S | 61 wrmsr 66 wrmsr 71 wrmsr 76 wrmsr
|
acpi_wakecode.S | 196 wrmsr 226 wrmsr
|
/src/sys/arch/i386/pci/ |
gcscide.c | 217 wrmsr(drive ? GCSCIDE_ATAC_CH0D1_DMA : 226 wrmsr(drive ? GCSCIDE_ATAC_CH0D1_DMA : 231 wrmsr(drive ? GCSCIDE_ATAC_CH0D1_DMA : 235 wrmsr(drive ? GCSCIDE_ATAC_CH0D1_PIO : GCSCIDE_ATAC_CH0D0_PIO,
|
gcscpcib_pci.c | 107 wrmsr(msr, v);
|
/src/sys/dev/tprof/ |
tprof_x86_amd.c | 129 wrmsr(PERFCTR(counter), val); 155 wrmsr(PERFEVTSEL(counter), pesr); 169 wrmsr(PERFEVTSEL(bit), rdmsr(PERFEVTSEL(bit)) | PESR_EN); 181 wrmsr(PERFEVTSEL(bit), rdmsr(PERFEVTSEL(bit)) & ~PESR_EN);
|
tprof_x86_intel.c | 125 wrmsr(PERFCTR(counter), val); 146 wrmsr(PERFEVTSEL(counter), evtval); 160 wrmsr(PERFEVTSEL(bit), rdmsr(PERFEVTSEL(bit)) | PERFEVTSEL_EN); 172 wrmsr(PERFEVTSEL(bit), rdmsr(PERFEVTSEL(bit)) &
|
/src/sys/arch/x86/x86/ |
hyperv.c | 268 wrmsr(MSR_HV_REFERENCE_TSC, msr); 538 wrmsr(MSR_HV_GUEST_OS_ID, MSR_HV_GUESTID_OSTYPE_NETBSD | 627 wrmsr(MSR_HV_HYPERCALL, hc & MSR_HV_HYPERCALL_RSVD_MASK); 633 wrmsr(MSR_HV_GUEST_OS_ID, 0); 713 wrmsr(MSR_HV_HYPERCALL, hc); 755 wrmsr(MSR_HV_EOM, 0); 843 wrmsr(MSR_HV_SIMP, val); 851 wrmsr(MSR_HV_SIEFP, val); 860 wrmsr(sint, val); 869 wrmsr(sint, val) [all...] |
cpu_ucode_intel.c | 58 wrmsr(MSR_BIOS_SIGN, 0); 222 wrmsr(MSR_BIOS_UPDT_TRIG, (uintptr_t)uh + 48);
|
spectre.c | 255 wrmsr(MSR_IA32_SPEC_CTRL, 0); 265 wrmsr(MSR_IA32_SPEC_CTRL, msr); 274 wrmsr(MSR_IC_CFG, msr); 491 wrmsr(msrval, msr); 808 wrmsr(MSR_IA32_TSX_CTRL, msr); 976 wrmsr(MSR_IA32_PRED_CMD, IA32_PRED_CMD_IBPB);
|
cpu.c | 1273 wrmsr(MSR_STAR, 1276 wrmsr(MSR_LSTAR, (uint64_t)Xsyscall); 1277 wrmsr(MSR_CSTAR, (uint64_t)Xsyscall32); 1278 wrmsr(MSR_SFMASK, PSL_NT|PSL_T|PSL_I|PSL_C|PSL_D|PSL_AC); 1282 wrmsr(MSR_LSTAR, (uint64_t)Xsyscall_svs); 1302 wrmsr(MSR_FSBASE, 0); 1303 wrmsr(MSR_GSBASE, (uint64_t)ci); 1304 wrmsr(MSR_KERNELGSBASE, 0); 1315 wrmsr(MSR_EFER, rdmsr(MSR_EFER) | EFER_NXE);
|
lapic.c | 166 wrmsr(MSR_X2APIC_BASE + (reg >> 4), val); 174 wrmsr(MSR_X2APIC_BASE + (reg >> 4), val); 234 wrmsr(MSR_APICBASE, apicbase); 237 wrmsr(MSR_APICBASE, apicbase); 384 wrmsr(MSR_APICBASE, lapic_base | APICBASE_EN);
|
identcpu.c | 170 wrmsr(MSR_MISC_ENABLE, 351 wrmsr(MSR_BU_CFG2, val); 514 wrmsr(MSR_VIA_FCR, rdmsr(MSR_VIA_FCR) | VIA_FCR_CX8_REPORT); 546 wrmsr(MSR_VIA_FCR, msr & ~VIA_FCR_ALTINST_ENABLE); 616 wrmsr(MSR_VIA_RNG, msr); 621 wrmsr(MSR_VIA_FCR, msr | VIA_FCR_ACE_ENABLE); 986 wrmsr(MSR_MISC_ENABLE, rdmsr(MSR_MISC_ENABLE) | (1<<3));
|
/src/sys/arch/i386/i386/ |
longrun.c | 191 wrmsr(MSR_TMx86_LONGRUN, msrinfo.msr); 196 wrmsr(MSR_TMx86_LONGRUN_FLAGS, msrinfo.msr);
|
/src/sys/arch/amd64/include/ |
i82093reg.h | 19 wrmsr
|
/src/sys/arch/i386/include/ |
i82093reg.h | 19 wrmsr
|
/src/sys/arch/amd64/amd64/ |
mptramp.S | 169 wrmsr 258 wrmsr
|
/src/sys/dev/nvmm/x86/ |
nvmm_x86_svm.c | 1258 if (exit->u.wrmsr.msr == MSR_EFER) { 1259 if (__predict_false(exit->u.wrmsr.val & ~EFER_VALID)) { 1262 if ((vmcb->state.efer ^ exit->u.wrmsr.val) & 1266 vmcb->state.efer = exit->u.wrmsr.val | EFER_SVME; 1270 if (exit->u.wrmsr.msr == MSR_TSC) { 1271 cpudata->gtsc = exit->u.wrmsr.val; 1276 if (msr_ignore_list[i] != exit->u.wrmsr.msr) 1322 exit->u.wrmsr.msr = (cpudata->gprs[NVMM_X64_GPR_RCX] & 0xFFFFFFFF); 1323 exit->u.wrmsr.val = (rdx << 32) | (rax & 0xFFFFFFFF); 1324 exit->u.wrmsr.npc = cpudata->vmcb->ctrl.nrip [all...] |
/src/sys/arch/x86/acpi/ |
acpi_cpu_md.c | 345 wrmsr(MSR_CMPHALT, val & ~c1e); 456 wrmsr(MSR_MISC_ENABLE, val); 670 wrmsr(MSR_APERF, 0); 671 wrmsr(MSR_MPERF, 0); 766 wrmsr(ps->ps_control_addr, val); 941 wrmsr(MSR_0FH_CONTROL, val); 979 wrmsr(MSR_THERM_CONTROL, val);
|
/src/sys/arch/i386/acpi/ |
acpi_wakecode.S | 165 * allowed to clobber %ebx until wrmsr. 192 wrmsr
|
acpi_wakeup_low.S | 59 wrmsr
|