OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:x128
(Results
1 - 25
of
88
) sorted by relevancy
1
2
3
4
/src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
lpc18xx-ccu.h
20
#define CLK_APB3_CAN0 0
x128
omap4.h
121
#define OMAP4_MMC4_CLKCTRL OMAP4_CLKCTRL_INDEX(0
x128
)
omap5.h
84
#define OMAP5_MMC4_CLKCTRL OMAP5_CLKCTRL_INDEX(0
x128
)
dra7.h
150
#define DRA7_MMC4_CLKCTRL _DRA7_L4PER_CLKCTRL_INDEX(0
x128
)
326
#define DRA7_L4PER_MMC4_CLKCTRL DRA7_L4PER_CLKCTRL_INDEX(0
x128
)
/src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/broadcom/stingray/
stingray-pcie.dtsi
29
<0
x128
&gic_its 0x2260 0x8>, /* PF4-VF32-39 */
stingray-pinctrl.dtsi
192
0
x128
MODE_NITRO /* uart2_out */
/src/sys/arch/arm/broadcom/
bcm2835_cm.h
153
#define CM_OSCFREQI 0
x128
/src/sys/arch/arm/ixp12x0/
ixp12x0_pcireg.h
112
#define I2O_OPH 0
x128
/src/sys/arch/arm/nvidia/
tegra124_xusbpadreg.h
106
#define XUSB_PADCTL_IOPHY_MISC_PAD_P2_CTL6_REG 0
x128
tegra124_cpu.c
61
#define FUSE_GPU_IDDQ_REG 0
x128
/src/sys/dev/usb/
if_smscreg.h
149
#define SMSC_WUFF 0
x128
/src/sys/arch/arm/marvell/
mvsocreg.h
132
#define MVSOC_MLMB_L2CFG 0
x128
/* L2 Cache Config */
/src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
omap4-kc1.dts
55
OMAP4_IOPAD(0
x128
, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c2_sda */
berlin2q.dtsi
182
reg = <0xa2f400 0
x128
>;
200
reg = <0xb74000 0
x128
>;
208
reg = <0xb78000 0
x128
>;
omap4-duovero-parlor.dts
80
OMAP4_IOPAD(0
x128
, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c2_sda */
/src/sys/arch/amiga/amiga/
cc_registers.h
174
#define R_SPR2PTH 0
x128
/src/sys/arch/arm/footbridge/
dc21285reg.h
188
#define I2O_OUTBOUND_POST_HEAD 0
x128
/src/sys/arch/arm/imx/
imx23_icollreg.h
242
#define HW_ICOLL_INTERRUPT0_CLR 0
x128
imx23_powerreg.h
373
#define HW_POWER_SPECIAL_CLR 0
x128
/src/sys/arch/arm/ti/
omap2_gpmcreg.h
90
#define GPMC_CONFIG3_4 0
x128
/src/sys/dev/isa/
addcom_isa.c
101
0
x128
,
/src/sys/dev/pci/
cs4281reg.h
96
#define CS4281_DBA1 0
x128
/* DMA Engine 1 Base Address Register */
/src/sys/dev/sbus/
p9100reg.h
136
#define VID_VBRE 0
x128
/* vblank raising edge */
/src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_doorbell.h
132
AMDGPU_VEGA20_DOORBELL_sDMA_ENGINE4 = 0
x128
,
/src/sys/arch/arm/amlogic/
meson_thermal.c
82
.aosec_reg = 0
x128
Completed in 23 milliseconds
1
2
3
4
Indexes created Mon Oct 20 03:09:53 GMT 2025