| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/nouveau/codegen/ |
| H A D | nv50_ir_emit_gv100.h | 158 case CC_GT : data = 0x04; break;
180 case CC_GT: data = 0x04; break;
|
| H A D | nv50_ir_lowering_gv100.cpp | 101 bld.mkCmp(OP_SET, (i->op == OP_MIN) ? CC_LT : CC_GT, i->dType, pred,
334 bld.mkCmp(OP_SET, (i->op == OP_MIN) ? CC_LT : CC_GT, TYPE_U32, pred,
|
| H A D | nv50_ir.h | 336 CC_GT = 4, enumerator in enum:nv50_ir::CondCode
|
| H A D | nv50_ir_from_tgsi.cpp | 709 return CC_GT;
2519 mkCmp(OP_SLCT, CC_GT, TYPE_F32, dst0[2], TYPE_F32, val3, zero, val0);
3378 mkCmp(OP_SET, CC_GT, srcTy, val0, srcTy, src0, zero);
4168 mkCmp(OP_SET, CC_GT, TYPE_F32, val0, TYPE_F64, src0, zero);
4186 mkCmp(OP_SET, CC_GT, TYPE_U32, val0, TYPE_S64, src0, zero);
|
| H A D | nv50_ir.cpp | 476 case CC_GT: return reg.data.f32 > fval;
|
| H A D | nv50_ir_lowering_nvc0.cpp | 1680 bld.mkCmp(OP_SET, CC_GT, TYPE_U32, pred, TYPE_U32, offset, length);
1870 Value *tmp = bld.mkCmp(OP_SET, CC_GT, TYPE_U32, bld.getSSA(), TYPE_U32, samples, bld.mkImm(2))->getDef(0);
2843 bld.mkCmp(OP_SET, CC_GT, TYPE_U32, pred, TYPE_U32, offset, length);
2884 bld.mkCmp(OP_SET, CC_GT, TYPE_U32, pred, TYPE_U32, offset, length);
|
| H A D | nv50_ir_emit_gm107.cpp | 381 case CC_GT : data = 0x04; break;
405 case CC_GT: data = 0x04; break;
|
| H A D | nv50_ir_emit_gk110.cpp | 279 case CC_GT: n = 0x04; break;
|
| H A D | nv50_ir_emit_nv50.cpp | 216 case CC_GT: enc = 0x4; break;
|
| H A D | nv50_ir_emit_nvc0.cpp | 254 case CC_GT: val = 0x4; break;
|
| H A D | nv50_ir_from_nir.cpp | 2680 mkCmp(OP_SET, CC_GT, iType, val0, dType, getSrc(&insn->src[0]), zero);
|
| H A D | nv50_ir_peephole.cpp | 1378 case CC_GT: break; // bool > 0 -- bool
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/nouveau/codegen/ |
| H A D | nv50_ir.h | 311 CC_GT = 4, enumerator in enum:nv50_ir::CondCode
|
| H A D | nv50_ir_lowering_nvc0.cpp | 1664 bld.mkCmp(OP_SET, CC_GT, TYPE_U32, pred, TYPE_U32, offset, length);
1849 Value *tmp = bld.mkCmp(OP_SET, CC_GT, TYPE_U32, bld.getSSA(), TYPE_U32, samples, bld.mkImm(2))->getDef(0);
2629 bld.mkCmp(OP_SET, CC_GT, TYPE_U32, pred, TYPE_U32, offset, length);
2670 bld.mkCmp(OP_SET, CC_GT, TYPE_U32, pred, TYPE_U32, offset, length);
|
| H A D | nv50_ir_from_tgsi.cpp | 769 return CC_GT;
2531 mkCmp(OP_SLCT, CC_GT, TYPE_F32, dst0[2], TYPE_F32, val3, zero, val0);
3355 mkCmp(OP_SET, CC_GT, srcTy, val0, srcTy, src0, zero);
4136 mkCmp(OP_SET, CC_GT, TYPE_F32, val0, TYPE_F64, src0, zero);
4154 mkCmp(OP_SET, CC_GT, TYPE_U32, val0, TYPE_S64, src0, zero);
|
| H A D | nv50_ir.cpp | 475 case CC_GT: return reg.data.f32 > fval;
|
| H A D | nv50_ir_emit_gm107.cpp | 377 case CC_GT : data = 0x04; break;
401 case CC_GT: data = 0x04; break;
|
| H A D | nv50_ir_emit_gk110.cpp | 281 case CC_GT: n = 0x04; break;
|
| H A D | nv50_ir_emit_nv50.cpp | 218 case CC_GT: enc = 0x4; break;
|
| H A D | nv50_ir_emit_nvc0.cpp | 256 case CC_GT: val = 0x4; break;
|
| H A D | nv50_ir_from_nir.cpp | 2958 mkCmp(OP_SET, CC_GT, iType, val0, dType, getSrc(&insn->src[0]), zero);
|
| H A D | nv50_ir_peephole.cpp | 1342 case CC_GT: break; // bool > 0 -- bool
|