Searched refs:CP (Results 1 - 25 of 312) sorted by relevance

1234567891011>>

/xsrc/external/mit/mesa-demos/dist/src/redbook/
H A Dstroke.c59 } CP; typedef in typeref:struct:charpoint
61 CP Adata[] = {
66 CP Edata[] = {
71 CP Pdata[] = {
76 CP Rdata[] = {
81 CP Sdata[] = {
90 static void drawLetter(CP *l)
/xsrc/external/mit/libX11/dist/modules/im/ximcp/
H A DimThaiFlt.c122 #define CP 1 /* COMPOSIBLE - following char is displayed in the same cell macro
137 ,{XC, NC, NC, NC, NC, NC, NC, CP, CP, CP, CP, CP, CP, CP, CP, CP, C
[all...]
/xsrc/external/mit/MesaLib/dist/src/freedreno/decode/
H A Dcffdec.c2492 * SRM is set by UMD usually at start of IB to tell CP the type of
2494 * KMD needs to set SRM to NULL to indicate CP that rendering is
2641 #define CP(x, fxn, ...) { "CP_" #x, fxn, ##__VA_ARGS__ } macro
2649 CP(NOP, cp_nop),
2650 CP(INDIRECT_BUFFER, cp_indirect),
2651 CP(INDIRECT_BUFFER_PFD, cp_indirect),
2652 CP(WAIT_FOR_IDLE, cp_wfi),
2653 CP(REG_RMW, cp_rmw),
2654 CP(REG_TO_MEM, cp_reg_mem),
2655 CP(MEM_TO_RE
[all...]
/xsrc/external/mit/MesaLib/dist/docs/relnotes/
H A D17.0.2.rst59 - radv: Emit cache flushes before CP DMA.
60 - Revert "radv: Emit cache flushes before CP DMA."
H A D10.6.4.rst102 - radeonsi: completely rework updating descriptors without CP DMA
H A D19.0.3.rst101 - radeonsi: use CP DMA for the null const buffer clear on CIK
H A D18.1.5.rst146 - radv: make sure to wait for CP DMA when needed
H A D12.0.4.rst256 - nvc0: use correct bufctx when invalidating CP textures
H A D13.0.6.rst75 - radv: Emit cache flushes before CP DMA.
H A D21.1.0.rst3277 - radeonsi: add a specialized function for CP DMA L2 prefetch
3548 - radeonsi: never set DISABLE_WR_CONFIRM for CP DMA clears and copies
3551 - radeonsi: merge CP DMA flags with internal compute flags
3578 - radeonsi: don't use CP DMA for clears/copies except for very small ones
5077 - radv: prefer CP DMA for GTT buffer copies/clears on dGPUs due to slow PCIe
5248 - radv: make sure CP DMA is idle before executing secondary command buffers
H A D19.0.0.rst1989 - radeonsi: don't set RAW_WAIT for CP DMA clears
2248 - radv: only sync CP DMA for transfer operations or bottom pipe
/xsrc/external/mit/MesaLib/dist/src/freedreno/afuc/
H A DREADME.rst23 to as "PM4"). These make up the "CP" ("Command Parser"). The
156 These seem to read/write config state in other parts of CP. In at
157 least some cases I expect these map to CP registers (but possibly
/xsrc/external/mit/xf86-video-ati/dist/src/
H A Dradeon_commonfuncs.c36 #error Cannot define both MMIO and CP acceleration!
49 #define FUNC_NAME(prefix) FUNC_NAME_CAT(prefix,CP)
938 * CP:
940 * Wait until the CP is completely idle: the FIFO has drained and the CP
950 /* Make sure the CP is idle first */
961 "%s: CP idle %d\n", __FUNCTION__, ret);
975 /* Always restart the engine when doing CP 2D acceleration */
H A Dradeon_exa_funcs.c35 #error Cannot define both MMIO and CP acceleration!
48 #define FUNC_NAME(prefix) FUNC_NAME_CAT(prefix,CP)
865 xf86DrvMsg(pScrn->scrnIndex, X_INFO, "EXA Composite requires CP on R5xx/IGP\n");
H A Dradeon_render.c363 #error Cannot define both MMIO and CP acceleration!
376 #define FUNC_NAME(prefix) FUNC_NAME_CAT(prefix,CP)
H A Dradeon_accelfuncs.c78 #error Cannot define both MMIO and CP acceleration!
91 #define FUNC_NAME(prefix) FUNC_NAME_CAT(prefix,CP)
1246 /* RV280s lock up with this using the CP for reasons to be determined.
H A Dradeon_exa_render.c34 #error Cannot define both MMIO and CP acceleration!
47 #define FUNC_NAME(prefix) FUNC_NAME_CAT(prefix,CP)
H A Dradeon_textured_videofuncs.c29 #error Cannot define both MMIO and CP acceleration!
42 #define FUNC_NAME(prefix) FUNC_NAME_CAT(prefix,CP)
/xsrc/external/mit/xf86-video-qxl/dist/src/
H A Dmspace.c1695 tchunkptr* CP;\
1696 while ((*(CP = &(R->child[1])) != 0) ||\
1697 (*(CP = &(R->child[0])) != 0)) {\
1698 R = *(RP = CP);\
/xsrc/external/mit/MesaLib.old/dist/src/gallium/docs/source/drivers/freedreno/
H A Dir3-notes.rst394 Currently the frontend inserts ``mov``\s in various cases, because certain categories of instructions have limitations about const regs as sources. And the CP pass simply removes all simple ``mov``\s (ie. src-type is same as dst-type, no abs/neg flags, etc).
396 The eventual plan is to invert that, with the front-end inserting no ``mov``\s and CP legalize things.
/xsrc/external/mit/MesaLib/dist/docs/drivers/freedreno/
H A Dir3-notes.rst365 Currently the frontend inserts ``mov``\s in various cases, because certain categories of instructions have limitations about const regs as sources. And the CP pass simply removes all simple ``mov``\s (i.e. src-type is same as dst-type, no abs/neg flags, etc).
367 The eventual plan is to invert that, with the front-end inserting no ``mov``\s and CP legalize things.
/xsrc/external/mit/MesaLib/dist/docs/
H A Denvvars.rst853 Disable CP DMA
911 Invoke a CP VM fault test and exit.
/xsrc/external/mit/xf86-video-xgi/dist/
H A Dltmain.sh114 unset CP
117 : ${CP="cp -f"}
/xsrc/external/mit/xf86-video-intel/dist/
H A Dltmain.sh312 unset CP
315 : ${CP="cp -f"}
/xsrc/external/mit/libXTrap/dist/
H A Dltmain.sh138 : ${CP="cp -f"}

Completed in 55 milliseconds

1234567891011>>