Searched refs:GEN5_SAMPLER_MESSAGE_SIMD16_SAMPLE (Results 1 - 2 of 2) sorted by relevance

/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dgen5_render.h973 #define GEN5_SAMPLER_MESSAGE_SIMD16_SAMPLE 0 macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dgen5_render.h973 #define GEN5_SAMPLER_MESSAGE_SIMD16_SAMPLE 0 macro

Completed in 21 milliseconds