Searched refs:GEN5_TD_CTL2_SF_EXECUTION_MASK_ENABLE (Results 1 - 2 of 2) sorted by relevance

/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dgen5_render.h338 #define GEN5_TD_CTL2_SF_EXECUTION_MASK_ENABLE (1 << 5) macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dgen5_render.h338 #define GEN5_TD_CTL2_SF_EXECUTION_MASK_ENABLE (1 << 5) macro

Completed in 17 milliseconds