Searched refs:GEN5_TS_CTL (Results 1 - 2 of 2) sorted by relevance

/xsrc/external/mit/xf86-video-intel/dist/src/sna/
H A Dgen5_render.h312 #define GEN5_TS_CTL 0x7e00 macro
/xsrc/external/mit/xf86-video-intel-2014/dist/src/sna/
H A Dgen5_render.h312 #define GEN5_TS_CTL 0x7e00 macro

Completed in 16 milliseconds